{"id":"https://openalex.org/W1789158442","doi":"https://doi.org/10.1007/978-3-540-30205-6_22","title":"Leakage Power Analysis and Comparison of Deep Submicron Logic Gates","display_name":"Leakage Power Analysis and Comparison of Deep Submicron Logic Gates","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1789158442","doi":"https://doi.org/10.1007/978-3-540-30205-6_22","mag":"1789158442"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-30205-6_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_22","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001556143","display_name":"Geoff V. Merrett","orcid":"https://orcid.org/0000-0003-4980-3894"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Geoff Merrett","raw_affiliation_strings":["ESD Group, School of Electronics and Computer Science, University of Southampton, UK"],"affiliations":[{"raw_affiliation_string":"ESD Group, School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012783672","display_name":"Bashir M. Al\u2010Hashimi","orcid":"https://orcid.org/0000-0002-3591-1328"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bashir M. Al-Hashimi","raw_affiliation_strings":["ESD Group, School of Electronics and Computer Science, University of Southampton, UK"],"affiliations":[{"raw_affiliation_string":"ESD Group, School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001556143"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":6.3333,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.96023498,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"198","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8132456541061401},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7664822936058044},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.7228419780731201},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6838755011558533},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.6363961696624756},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6195364594459534},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6085944771766663},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5898953676223755},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.5735743641853333},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5476190447807312},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5038761496543884},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4828820526599884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46440932154655457},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.44598615169525146},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43511658906936646},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.42956748604774475},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.42799943685531616},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.4156426787376404},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4137861728668213},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4105607867240906},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3791619539260864},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3665102422237396},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.33887919783592224},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1992681622505188},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.1912117302417755}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.8132456541061401},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7664822936058044},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.7228419780731201},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6838755011558533},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.6363961696624756},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6195364594459534},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6085944771766663},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5898953676223755},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5735743641853333},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5476190447807312},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5038761496543884},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4828820526599884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46440932154655457},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.44598615169525146},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43511658906936646},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.42956748604774475},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.42799943685531616},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.4156426787376404},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4137861728668213},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4105607867240906},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3791619539260864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3665102422237396},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33887919783592224},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1992681622505188},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.1912117302417755},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/978-3-540-30205-6_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_22","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:eprints.soton.ac.uk:259481","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference or Workshop Item"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.103.8983","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.103.8983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eprints.ecs.soton.ac.uk/9481/1/MERRETT1.PDF","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1633471522","https://openalex.org/W1927590974","https://openalex.org/W1993091105","https://openalex.org/W2069262460","https://openalex.org/W2083626899","https://openalex.org/W2099760741","https://openalex.org/W2109184501","https://openalex.org/W2110134128","https://openalex.org/W2110782495","https://openalex.org/W2137780233","https://openalex.org/W2140863609","https://openalex.org/W2141849037","https://openalex.org/W2157024459","https://openalex.org/W2164354609","https://openalex.org/W2165523058","https://openalex.org/W2165788555","https://openalex.org/W2166243422","https://openalex.org/W3103339143","https://openalex.org/W4234162158","https://openalex.org/W4251372106","https://openalex.org/W6676179132"],"related_works":["https://openalex.org/W3200424893","https://openalex.org/W2616524835","https://openalex.org/W2963244787","https://openalex.org/W2737682879","https://openalex.org/W2944454566","https://openalex.org/W1088417888","https://openalex.org/W4246304997","https://openalex.org/W4252985704","https://openalex.org/W4321519815","https://openalex.org/W2248920447"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}