{"id":"https://openalex.org/W1493407916","doi":"https://doi.org/10.1007/978-3-540-30205-6_14","title":"Yield Optimization by Means of Process Parameters Estimation: Comparison Between ABB and ASV Techniques","display_name":"Yield Optimization by Means of Process Parameters Estimation: Comparison Between ABB and ASV Techniques","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1493407916","doi":"https://doi.org/10.1007/978-3-540-30205-6_14","mag":"1493407916"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-30205-6_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_14","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Olivieri","raw_affiliation_strings":["Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089931862","display_name":"Mirko Scarana","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mirko Scarana","raw_affiliation_strings":["Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Eng, \u201cLa Sapienza\u201d University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dept. of Electronic Eng, \"La Sapienza\" University of Rome, Via Eudossiana 18, I-00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6499002575874329},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5265294313430786},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5210396647453308},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5197250843048096},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5139865279197693},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49784016609191895},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4422478675842285},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4355434775352478},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4244949221611023},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41627955436706543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1720488965511322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1714867651462555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1454780101776123}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6499002575874329},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5265294313430786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5210396647453308},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5197250843048096},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5139865279197693},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49784016609191895},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4422478675842285},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4355434775352478},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4244949221611023},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41627955436706543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1720488965511322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1714867651462555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1454780101776123},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-540-30205-6_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-30205-6_14","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:iris.uniroma1.it:11573/462557","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/462557","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1990582574","https://openalex.org/W1991507700","https://openalex.org/W2028339274","https://openalex.org/W2098194061","https://openalex.org/W2101848657","https://openalex.org/W2105524902","https://openalex.org/W2105597240","https://openalex.org/W2107825592","https://openalex.org/W2126700722","https://openalex.org/W2140525443","https://openalex.org/W2150526221","https://openalex.org/W2162293136","https://openalex.org/W2163897659","https://openalex.org/W2788477044","https://openalex.org/W2788886401","https://openalex.org/W2788930157"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W194748710"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}