{"id":"https://openalex.org/W1566153624","doi":"https://doi.org/10.1007/978-3-540-27824-5_137","title":"The Implementation of Scalable ATM Frame Delineation Circuits","display_name":"The Implementation of Scalable ATM Frame Delineation Circuits","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1566153624","doi":"https://doi.org/10.1007/978-3-540-27824-5_137","mag":"1566153624"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-27824-5_137","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-27824-5_137","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016790227","display_name":"C. Toal","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"C. Toal","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queens University Belfast, Riddle Hall, Belfast, BT9 5EE, 185 Stranmillis Road, UK","School of Electronics, Electrical Engineering and Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queens University Belfast, Riddle Hall, Belfast, BT9 5EE, 185 Stranmillis Road, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"School of Electronics, Electrical Engineering and Computer Science","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103020013","display_name":"Sakir Sezer","orcid":"https://orcid.org/0000-0003-2857-616X"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]},{"id":"https://openalex.org/I4210096394","display_name":"Queens University","ror":"https://ror.org/00strmv13","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210096394"]}],"countries":["BD","GB"],"is_corresponding":false,"raw_author_name":"S. Sezer","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queens University Belfast, Riddle Hall, Belfast, BT9 5EE, 185 Stranmillis Road, UK","Queens University Belfast"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queens University Belfast, Riddle Hall, Belfast, BT9 5EE, 185 Stranmillis Road, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Queens University Belfast","institution_ids":["https://openalex.org/I126231945","https://openalex.org/I4210096394"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016790227"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.8059,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72320133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1047","last_page":"1056"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8808820843696594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8794941902160645},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6007150411605835},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5950426459312439},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5861950516700745},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5805146098136902},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5562472939491272},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5009627342224121},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44837650656700134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35972145199775696},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3596946597099304},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13694584369659424},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06923770904541016}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8808820843696594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8794941902160645},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6007150411605835},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5950426459312439},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5861950516700745},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5805146098136902},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5562472939491272},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5009627342224121},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44837650656700134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35972145199775696},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3596946597099304},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13694584369659424},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06923770904541016},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-540-27824-5_137","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-27824-5_137","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/5d0a24e1-ec57-425c-a012-0e29bb272732","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/5d0a24e1-ec57-425c-a012-0e29bb272732","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Toal, C & Sezer, S 2004, 'The Implementation of a Scalable ATM Frame Delineation Circuits', Paper presented at IEEE International Conference on Telecommunications, Fortaleza, Brazil, 01/08/2004 - 01/08/2004 pp. 1047-1056.","raw_type":"conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1534731803","https://openalex.org/W1544050981","https://openalex.org/W1982634620","https://openalex.org/W2135671115","https://openalex.org/W2146192864"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399","https://openalex.org/W1967938402","https://openalex.org/W3145068070","https://openalex.org/W2386041993","https://openalex.org/W2150008128","https://openalex.org/W1608572506"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-08T01:25:22.217667","created_date":"2025-10-10T00:00:00"}