{"id":"https://openalex.org/W1519687374","doi":"https://doi.org/10.1007/978-3-540-27776-7_11","title":"An Optimized Flow for Designing High-Speed, Large-Scale CMOS ASIC SoCs","display_name":"An Optimized Flow for Designing High-Speed, Large-Scale CMOS ASIC SoCs","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1519687374","doi":"https://doi.org/10.1007/978-3-540-27776-7_11","mag":"1519687374"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-27776-7_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-27776-7_11","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001903841","display_name":"Ulrich Heinkel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167249","display_name":"Network Technologies (United States)","ror":"https://ror.org/05xnsth60","country_code":"US","type":"company","lineage":["https://openalex.org/I4210167249"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ulrich Heinkel","raw_affiliation_strings":["Lucent Technologies Network Systems GmbH,","Lucent Technologies Network Systems GmbH"],"affiliations":[{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH,","institution_ids":["https://openalex.org/I4210167249"]},{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH","institution_ids":["https://openalex.org/I4210167249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026193533","display_name":"Claus Mayer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167249","display_name":"Network Technologies (United States)","ror":"https://ror.org/05xnsth60","country_code":"US","type":"company","lineage":["https://openalex.org/I4210167249"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Claus Mayer","raw_affiliation_strings":["Lucent Technologies Network Systems GmbH,","Lucent Technologies Network Systems GmbH"],"affiliations":[{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH,","institution_ids":["https://openalex.org/I4210167249"]},{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH","institution_ids":["https://openalex.org/I4210167249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041464693","display_name":"Charles F. Webb","orcid":"https://orcid.org/0000-0001-5714-0299"},"institutions":[{"id":"https://openalex.org/I4210167249","display_name":"Network Technologies (United States)","ror":"https://ror.org/05xnsth60","country_code":"US","type":"company","lineage":["https://openalex.org/I4210167249"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Webb","raw_affiliation_strings":["Lucent Technologies Network Systems GmbH,","Lucent Technologies Network Systems GmbH"],"affiliations":[{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH,","institution_ids":["https://openalex.org/I4210167249"]},{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH","institution_ids":["https://openalex.org/I4210167249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087135974","display_name":"H. Sahm","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167249","display_name":"Network Technologies (United States)","ror":"https://ror.org/05xnsth60","country_code":"US","type":"company","lineage":["https://openalex.org/I4210167249"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hans Sahm","raw_affiliation_strings":["Lucent Technologies Network Systems GmbH,","Lucent Technologies Network Systems GmbH"],"affiliations":[{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH,","institution_ids":["https://openalex.org/I4210167249"]},{"raw_affiliation_string":"Lucent Technologies Network Systems GmbH","institution_ids":["https://openalex.org/I4210167249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109126276","display_name":"Werner Haas","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Werner Haas","raw_affiliation_strings":["University of Erlangen-Nuremberg,","University of Erlangen-Nuremberg"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg,","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen-Nuremberg","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029058721","display_name":"Stefan Gossens","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Gossens","raw_affiliation_strings":["University of Erlangen-Nuremberg,","University of Erlangen-Nuremberg"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg,","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen-Nuremberg","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5001903841"],"corresponding_institution_ids":["https://openalex.org/I4210167249"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4105,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56746411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8687041401863098},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7791005373001099},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7685824036598206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6527731418609619},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6310064792633057},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6054320931434631},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.596764326095581},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5036777853965759},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.48644018173217773},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33174020051956177},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2951652407646179}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8687041401863098},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7791005373001099},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7685824036598206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6527731418609619},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6310064792633057},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6054320931434631},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.596764326095581},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5036777853965759},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.48644018173217773},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33174020051956177},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2951652407646179}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-27776-7_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-27776-7_11","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W21388859","https://openalex.org/W1948403229","https://openalex.org/W2069582056","https://openalex.org/W2102564806","https://openalex.org/W2125708466","https://openalex.org/W2156262505","https://openalex.org/W2182825518"],"related_works":["https://openalex.org/W3209275736","https://openalex.org/W2129508730","https://openalex.org/W2372022246","https://openalex.org/W1493975478","https://openalex.org/W1650414576","https://openalex.org/W1888803177","https://openalex.org/W2123076670","https://openalex.org/W2070693700","https://openalex.org/W2126475478","https://openalex.org/W2543290882"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}