{"id":"https://openalex.org/W4248397634","doi":"https://doi.org/10.1007/978-3-319-76375-0_34","title":"Modeling Memristor\u2013Based Circuit Networks on Crossbar Architectures","display_name":"Modeling Memristor\u2013Based Circuit Networks on Crossbar Architectures","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W4248397634","doi":"https://doi.org/10.1007/978-3-319-76375-0_34"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-76375-0_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-76375-0_34","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Memristor Networks","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030851089","display_name":"Ioannis Vourkas","orcid":"https://orcid.org/0000-0002-7036-8092"},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Ioannis Vourkas","raw_affiliation_strings":["Universidad T\u00e9cnica Federico Santa Mar\u00eda, Valpara\u00edso, Chile"],"affiliations":[{"raw_affiliation_string":"Universidad T\u00e9cnica Federico Santa Mar\u00eda, Valpara\u00edso, Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008924272","display_name":"Georgios Ch. Sirakoulis","orcid":"https://orcid.org/0000-0001-8240-484X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Georgios Ch. Sirakoulis","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008924272"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":2.2329,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.88758896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"973","last_page":"1004"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9577813148498535},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8013056516647339},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5830299258232117},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5217407941818237},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.5192687511444092},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5083994269371033},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49098923802375793},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4714782238006592},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4228890836238861},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.41592180728912354},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.41183626651763916},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36694303154945374},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.286262571811676},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27580657601356506},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1512683629989624},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14273187518119812},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.06678995490074158}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9577813148498535},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8013056516647339},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5830299258232117},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5217407941818237},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.5192687511444092},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5083994269371033},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49098923802375793},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4714782238006592},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4228890836238861},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.41592180728912354},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.41183626651763916},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36694303154945374},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.286262571811676},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27580657601356506},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1512683629989624},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14273187518119812},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.06678995490074158}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-76375-0_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-76375-0_34","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Memristor Networks","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1484829657","https://openalex.org/W1885938109","https://openalex.org/W1966390333","https://openalex.org/W1970645895","https://openalex.org/W2000979663","https://openalex.org/W2004823737","https://openalex.org/W2007898123","https://openalex.org/W2013902630","https://openalex.org/W2017818290","https://openalex.org/W2018258488","https://openalex.org/W2022250006","https://openalex.org/W2022829874","https://openalex.org/W2031176269","https://openalex.org/W2041301644","https://openalex.org/W2043782913","https://openalex.org/W2045009304","https://openalex.org/W2047874715","https://openalex.org/W2050111978","https://openalex.org/W2064632620","https://openalex.org/W2064756415","https://openalex.org/W2067546549","https://openalex.org/W2092935387","https://openalex.org/W2100994870","https://openalex.org/W2106343578","https://openalex.org/W2109987134","https://openalex.org/W2111173832","https://openalex.org/W2112181056","https://openalex.org/W2120557145","https://openalex.org/W2123912201","https://openalex.org/W2128181612","https://openalex.org/W2136288682","https://openalex.org/W2136293553","https://openalex.org/W2136811604","https://openalex.org/W2137249916","https://openalex.org/W2141071915","https://openalex.org/W2144277812","https://openalex.org/W2149055332","https://openalex.org/W2153690880","https://openalex.org/W2158853180","https://openalex.org/W2162651880","https://openalex.org/W2163031927","https://openalex.org/W2292568959","https://openalex.org/W2323986115","https://openalex.org/W2510112518","https://openalex.org/W2516467421","https://openalex.org/W2604191638","https://openalex.org/W2905754513","https://openalex.org/W3106114372","https://openalex.org/W3152310809","https://openalex.org/W4252298433"],"related_works":["https://openalex.org/W1968537616","https://openalex.org/W2011778323","https://openalex.org/W4315464822","https://openalex.org/W2780290013","https://openalex.org/W2516929886","https://openalex.org/W2991155097","https://openalex.org/W4386159386","https://openalex.org/W4213217306","https://openalex.org/W4317665987","https://openalex.org/W2882546831"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}