{"id":"https://openalex.org/W2770858089","doi":"https://doi.org/10.1007/978-3-319-67295-3_4","title":"Physical Awareness Starting at Technology-Independent Logic Synthesis","display_name":"Physical Awareness Starting at Technology-Independent Logic Synthesis","publication_year":2017,"publication_date":"2017-11-15","ids":{"openalex":"https://openalex.org/W2770858089","doi":"https://doi.org/10.1007/978-3-319-67295-3_4","mag":"2770858089"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-67295-3_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-67295-3_4","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advanced Logic Synthesis","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Andr\u00e9 In\u00e1cio Reis","raw_affiliation_strings":["PPGC/PGMICRO, Institute of Informatics, UFRGS, Porto Alegre, RS, Brazil","PPGC/PGMICRO, Institute of Informatics, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC/PGMICRO, Institute of Informatics, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC/PGMICRO, Institute of Informatics, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jody M. A. Matos","raw_affiliation_strings":["PPGC, Institute of Informatics, UFRGS, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC, Institute of Informatics, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5065397615"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.23647048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.729891300201416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6297663450241089},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.620036244392395},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5890904664993286},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5336867570877075},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4708128869533539},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4581029415130615},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4403284788131714},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4380807876586914},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43520963191986084},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4320942759513855},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4237898588180542},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4160923361778259},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37123903632164},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3432793915271759},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20432111620903015},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20032507181167603},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1861775517463684},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16162922978401184},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14176979660987854}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.729891300201416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6297663450241089},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.620036244392395},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5890904664993286},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5336867570877075},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4708128869533539},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4581029415130615},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4403284788131714},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4380807876586914},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43520963191986084},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4320942759513855},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4237898588180542},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4160923361778259},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37123903632164},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3432793915271759},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20432111620903015},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20032507181167603},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1861775517463684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16162922978401184},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14176979660987854}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-67295-3_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-67295-3_4","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advanced Logic Synthesis","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W81532778","https://openalex.org/W207727687","https://openalex.org/W359341721","https://openalex.org/W581518716","https://openalex.org/W600310561","https://openalex.org/W1483017465","https://openalex.org/W1505590927","https://openalex.org/W1511688816","https://openalex.org/W1551597857","https://openalex.org/W1578592046","https://openalex.org/W1605203071","https://openalex.org/W1922167881","https://openalex.org/W1944814515","https://openalex.org/W1984954427","https://openalex.org/W1986409182","https://openalex.org/W1999291149","https://openalex.org/W2004055019","https://openalex.org/W2005653503","https://openalex.org/W2015987974","https://openalex.org/W2036472714","https://openalex.org/W2054095206","https://openalex.org/W2088032122","https://openalex.org/W2094671757","https://openalex.org/W2096250625","https://openalex.org/W2097175306","https://openalex.org/W2097749440","https://openalex.org/W2102726266","https://openalex.org/W2118648978","https://openalex.org/W2123191020","https://openalex.org/W2128306262","https://openalex.org/W2129183345","https://openalex.org/W2129619153","https://openalex.org/W2133560740","https://openalex.org/W2137753585","https://openalex.org/W2138851610","https://openalex.org/W2142896025","https://openalex.org/W2148548599","https://openalex.org/W2153119762","https://openalex.org/W2157778673","https://openalex.org/W2160252016","https://openalex.org/W2166378964","https://openalex.org/W2172629440","https://openalex.org/W2278564981","https://openalex.org/W2520093650","https://openalex.org/W3151084440","https://openalex.org/W4232776296","https://openalex.org/W4255547381","https://openalex.org/W6630660126","https://openalex.org/W6680900980","https://openalex.org/W6811739172","https://openalex.org/W6835337934"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W2386022279","https://openalex.org/W1488117239","https://openalex.org/W1966764473","https://openalex.org/W4387905179","https://openalex.org/W2519443189","https://openalex.org/W4243936066","https://openalex.org/W4236027727","https://openalex.org/W4235101055","https://openalex.org/W4387767018"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}