{"id":"https://openalex.org/W2750565137","doi":"https://doi.org/10.1007/978-3-319-65578-9_21","title":"Double Buffering for MCDRAM on Second Generation $$\\hbox {Intel}^{\\circledR }$$ Xeon Phi $$^{\\text {TM}}$$ Processors with OpenMP","display_name":"Double Buffering for MCDRAM on Second Generation $$\\hbox {Intel}^{\\circledR }$$ Xeon Phi $$^{\\text {TM}}$$ Processors with OpenMP","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2750565137","doi":"https://doi.org/10.1007/978-3-319-65578-9_21","mag":"2750565137"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-65578-9_21","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-65578-9_21","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051306493","display_name":"Stephen L. Olivier","orcid":"https://orcid.org/0000-0001-6247-8980"},"institutions":[{"id":"https://openalex.org/I4210104735","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210104735"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen L. Olivier","raw_affiliation_strings":["Center for Computing Research, Sandia National Laboratories, Albuquerque, USA","Sandia National Laboratories, Albuquerque, New Mexico, USA"],"affiliations":[{"raw_affiliation_string":"Center for Computing Research, Sandia National Laboratories, Albuquerque, USA","institution_ids":["https://openalex.org/I4210104735"]},{"raw_affiliation_string":"Sandia National Laboratories, Albuquerque, New Mexico, USA","institution_ids":["https://openalex.org/I4210104735"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110468921","display_name":"Simon David Hammond","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104735","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210104735"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Simon D. Hammond","raw_affiliation_strings":["Center for Computing Research, Sandia National Laboratories, Albuquerque, USA"],"affiliations":[{"raw_affiliation_string":"Center for Computing Research, Sandia National Laboratories, Albuquerque, USA","institution_ids":["https://openalex.org/I4210104735"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109346931","display_name":"Alejandro Dur\u00e1n","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150150","display_name":"Iberia (Spain)","ror":"https://ror.org/04sbqvh08","country_code":"ES","type":"company","lineage":["https://openalex.org/I4210150150"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alejandro Duran","raw_affiliation_strings":["Intel Corporation Iberia, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Corporation Iberia, Madrid, Spain","institution_ids":["https://openalex.org/I4210150150"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051306493"],"corresponding_institution_ids":["https://openalex.org/I4210104735"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.0597,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73797678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"311","last_page":"324"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8795000314712524},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7787554264068604},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6398507356643677},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.6076774597167969},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5637408494949341},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.5003945827484131},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.45583394169807434},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4526122510433197},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4425760507583618},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34068095684051514},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19881796836853027}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8795000314712524},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7787554264068604},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6398507356643677},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.6076774597167969},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5637408494949341},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.5003945827484131},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.45583394169807434},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4526122510433197},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4425760507583618},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34068095684051514},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19881796836853027},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-65578-9_21","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-65578-9_21","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1848142254","https://openalex.org/W1978319530","https://openalex.org/W2005838699","https://openalex.org/W2049875313","https://openalex.org/W2120723967","https://openalex.org/W2135058212","https://openalex.org/W2165366735","https://openalex.org/W2340076492","https://openalex.org/W2473693139","https://openalex.org/W2567721291","https://openalex.org/W4253567283"],"related_works":["https://openalex.org/W1974923383","https://openalex.org/W4388580994","https://openalex.org/W2030340070","https://openalex.org/W4239672454","https://openalex.org/W4386875296","https://openalex.org/W2951241120","https://openalex.org/W2955750014","https://openalex.org/W1510302770","https://openalex.org/W2963673899","https://openalex.org/W3021853727"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}