{"id":"https://openalex.org/W2735524180","doi":"https://doi.org/10.1007/978-3-319-62407-5_21","title":"Implementation and Performance Comparison of a Four-Bit Ripple-Carry Adder Using Different MOS Current Mode Logic Topologies","display_name":"Implementation and Performance Comparison of a Four-Bit Ripple-Carry Adder Using Different MOS Current Mode Logic Topologies","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2735524180","doi":"https://doi.org/10.1007/978-3-319-62407-5_21","mag":"2735524180"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-62407-5_21","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-62407-5_21","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004185661","display_name":"Naman Saxena","orcid":"https://orcid.org/0000-0003-3518-8624"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Naman Saxena","raw_affiliation_strings":["Electrical Department, Delhi Technological University, Delhi, 110042, India"],"raw_orcid":"https://orcid.org/0000-0003-3518-8624","affiliations":[{"raw_affiliation_string":"Electrical Department, Delhi Technological University, Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007851768","display_name":"Shruti Dutta","orcid":"https://orcid.org/0000-0002-9558-1033"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shruti Dutta","raw_affiliation_strings":["Electrical Department, Delhi Technological University, Delhi, 110042, India"],"raw_orcid":"https://orcid.org/0000-0002-9558-1033","affiliations":[{"raw_affiliation_string":"Electrical Department, Delhi Technological University, Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Electrical Department, Delhi Technological University, Delhi, 110042, India"],"raw_orcid":"https://orcid.org/0000-0003-2911-7061","affiliations":[{"raw_affiliation_string":"Electrical Department, Delhi Technological University, Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103226744","display_name":"K. C. Gupta","orcid":"https://orcid.org/0000-0002-6133-0471"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kirti Gupta","raw_affiliation_strings":["Electrical Department, Delhi Technological University, Delhi, 110042, India"],"raw_orcid":"https://orcid.org/0000-0002-6133-0471","affiliations":[{"raw_affiliation_string":"Electrical Department, Delhi Technological University, Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004185661"],"corresponding_institution_ids":["https://openalex.org/I863896202"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.3688,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78452459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"313"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8761060237884521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.679461658000946},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5375670194625854},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5366631746292114},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.536236047744751},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5281605124473572},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.45920616388320923},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.45344075560569763},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.4406624734401703},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42233455181121826},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.41224151849746704},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3625388741493225},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29236656427383423},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.27474817633628845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21623775362968445},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1977803111076355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13730648159980774}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8761060237884521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.679461658000946},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5375670194625854},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5366631746292114},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.536236047744751},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5281605124473572},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.45920616388320923},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.45344075560569763},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.4406624734401703},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42233455181121826},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.41224151849746704},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3625388741493225},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29236656427383423},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.27474817633628845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21623775362968445},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1977803111076355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13730648159980774},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-62407-5_21","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-62407-5_21","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W62053619","https://openalex.org/W1901418172","https://openalex.org/W2021612489","https://openalex.org/W2035974521","https://openalex.org/W2049947650","https://openalex.org/W2074653309","https://openalex.org/W2090676481","https://openalex.org/W2093151729","https://openalex.org/W2125584874","https://openalex.org/W2134830891","https://openalex.org/W2147649838","https://openalex.org/W2170611671","https://openalex.org/W2480248540","https://openalex.org/W2521949038","https://openalex.org/W2612120119","https://openalex.org/W2981220647","https://openalex.org/W3143002681","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W1976039195","https://openalex.org/W2064215635","https://openalex.org/W986131379","https://openalex.org/W3166220017","https://openalex.org/W2950842282","https://openalex.org/W2094261928","https://openalex.org/W2605666407","https://openalex.org/W2073461555","https://openalex.org/W1584617340","https://openalex.org/W2136161477"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}