{"id":"https://openalex.org/W2593617790","doi":"https://doi.org/10.1007/978-3-319-48628-4_11","title":"In-Circuit Assertions and Exceptions for Reconfigurable Hardware Design","display_name":"In-Circuit Assertions and Exceptions for Reconfigurable Hardware Design","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2593617790","doi":"https://doi.org/10.1007/978-3-319-48628-4_11","mag":"2593617790"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-48628-4_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-48628-4_11","pdf_url":null,"source":{"id":"https://openalex.org/S4210188571","display_name":"NASA monographs in systems and software engineering","issn_l":"1860-0131","issn":["1860-0131","2197-6597"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NASA Monographs in Systems and Software Engineering","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071888207","display_name":"Tim Todman","orcid":"https://orcid.org/0000-0003-0524-0786"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Tim Todman","raw_affiliation_strings":["Department of Computing, Imperial College London, 180 Queen\u2019s Gate, London, SW7 2AZ, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, 180 Queen\u2019s Gate, London, SW7 2AZ, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, 180 Queen\u2019s Gate, London, SW7 2AZ, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, 180 Queen\u2019s Gate, London, SW7 2AZ, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5071888207"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":1.8326,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.81964394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.8899320363998413},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.776332437992096},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.678875207901001},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6094358563423157},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6054033637046814},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5672206282615662},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5550901889801025},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.5349999666213989},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4687540531158447},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4558093249797821},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41958779096603394},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38726097345352173},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3804187774658203},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3736189007759094},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3552391529083252}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.8899320363998413},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.776332437992096},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.678875207901001},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6094358563423157},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6054033637046814},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5672206282615662},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5550901889801025},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.5349999666213989},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4687540531158447},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4558093249797821},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41958779096603394},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38726097345352173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3804187774658203},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3736189007759094},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3552391529083252},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-48628-4_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-48628-4_11","pdf_url":null,"source":{"id":"https://openalex.org/S4210188571","display_name":"NASA monographs in systems and software engineering","issn_l":"1860-0131","issn":["1860-0131","2197-6597"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NASA Monographs in Systems and Software Engineering","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Partnerships for the goals","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/17"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1967241160","https://openalex.org/W1976150142","https://openalex.org/W1992364842","https://openalex.org/W2067544274","https://openalex.org/W2073170356","https://openalex.org/W2078347625","https://openalex.org/W2089535877","https://openalex.org/W2099056367","https://openalex.org/W2103953153","https://openalex.org/W2105993342","https://openalex.org/W2111706174","https://openalex.org/W2113986000","https://openalex.org/W2163387210","https://openalex.org/W2207050309","https://openalex.org/W2987907651","https://openalex.org/W3146075203","https://openalex.org/W3150423068","https://openalex.org/W4236101753","https://openalex.org/W4250499693","https://openalex.org/W4251912342"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2003435315","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2477477398","https://openalex.org/W2113469110","https://openalex.org/W21706283","https://openalex.org/W2154203817"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}