{"id":"https://openalex.org/W2516193509","doi":"https://doi.org/10.1007/978-3-319-45378-1_64","title":"Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting","display_name":"Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2516193509","doi":"https://doi.org/10.1007/978-3-319-45378-1_64","mag":"2516193509"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-45378-1_64","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-319-45378-1_64","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1007/978-3-319-45378-1_64","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072900576","display_name":"Valery Salauyou","orcid":"https://orcid.org/0000-0002-9174-8588"},"institutions":[{"id":"https://openalex.org/I1323121030","display_name":"Bialystok University of Technology","ror":"https://ror.org/02bzfsy61","country_code":"PL","type":"education","lineage":["https://openalex.org/I1323121030"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Valery Salauyou","raw_affiliation_strings":["Faculty of Computer Science, Bialystok University of Technology, Bialystok, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, Bialystok University of Technology, Bialystok, Poland","institution_ids":["https://openalex.org/I1323121030"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5072900576"],"corresponding_institution_ids":["https://openalex.org/I1323121030"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":{"value":5000,"currency":"EUR","value_usd":5392},"fwci":4.1425,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.94276808,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"741","last_page":"751"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7585334777832031},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7360715270042419},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.735564112663269},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.7206722497940063},{"id":"https://openalex.org/keywords/finite-state","display_name":"Finite state","score":0.4842655062675476},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43707531690597534},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2448677122592926},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22992384433746338}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7585334777832031},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7360715270042419},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.735564112663269},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.7206722497940063},{"id":"https://openalex.org/C2983497884","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite state","level":3,"score":0.4842655062675476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43707531690597534},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2448677122592926},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22992384433746338},{"id":"https://openalex.org/C98763669","wikidata":"https://www.wikidata.org/wiki/Q176645","display_name":"Markov chain","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-319-45378-1_64","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-319-45378-1_64","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-01637501v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01637501","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"15th IFIP International Conference on Computer Information Systems and Industrial Management (CISIM), Sep 2016, Vilnius, Lithuania. pp.741-751, ⟨10.1007/978-3-319-45378-1_64⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"doi:10.1007/978-3-319-45378-1_64","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-319-45378-1_64","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1970426991","https://openalex.org/W1977836341","https://openalex.org/W2008182907","https://openalex.org/W2009400117","https://openalex.org/W2009813554","https://openalex.org/W2020599877","https://openalex.org/W2046253675","https://openalex.org/W2156844254","https://openalex.org/W2159167597","https://openalex.org/W2167887829","https://openalex.org/W3168611732"],"related_works":["https://openalex.org/W2914607376","https://openalex.org/W1532285316","https://openalex.org/W4281261571","https://openalex.org/W4387024110","https://openalex.org/W2535494882","https://openalex.org/W1571505340","https://openalex.org/W2477217219","https://openalex.org/W2103029213","https://openalex.org/W4387581576","https://openalex.org/W4254987752"],"abstract_inverted_index":{"A":[0],"synthesis":[1,74],"method":[2,28],"of":[3,37,43,46,54,61,68,75,87],"high-speed":[4,76,111],"finite":[5],"state":[6,23],"machines":[7],"(FSMs)":[8],"in":[9,33,40,58],"field":[10],"programmable":[11],"gate":[12],"arrays":[13],"(FPGAs)":[14],"based":[15],"on":[16,97],"LUT":[17,47],"(Look":[18],"Up":[19],"Table)":[20],"by":[21,94],"internal":[22,70],"splitting":[24],"is":[25],"offered.":[26],"The":[27,80],"can":[29],"be":[30],"easily":[31],"included":[32],"designing":[34,110],"the":[35,44,59,73,88,101],"flow":[36],"digital":[38],"systems":[39],"FPGA.":[41],"Estimations":[42],"number":[45],"levels":[48],"are":[49,78,113],"presented":[50],"for":[51,72,109],"an":[52],"implementation":[53],"FSM":[55,69,91],"transition":[56],"functions":[57],"case":[60],"sequential":[62],"and":[63,106],"parallel":[64],"decomposition.":[65],"Split":[66],"algorithms":[67],"states":[71],"FSMs":[77,112],"described.":[79],"experimental":[81,102],"results":[82,103],"showed":[83],"a":[84],"high":[85],"efficiency":[86],"offered":[89],"method.":[90],"performance":[92],"increases":[93],"1.52":[95],"times":[96],"occasion.":[98],"In":[99],"conclusion,":[100],"were":[104],"considered,":[105],"prospective":[107],"directions":[108],"specified.":[114]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}