{"id":"https://openalex.org/W2460051691","doi":"https://doi.org/10.1007/978-3-319-30481-6_20","title":"Comparing Register-Transfer-, C-, and System-Level Implementations of an Image Enhancement Algorithm","display_name":"Comparing Register-Transfer-, C-, and System-Level Implementations of an Image Enhancement Algorithm","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2460051691","doi":"https://doi.org/10.1007/978-3-319-30481-6_20","mag":"2460051691"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-30481-6_20","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-30481-6_20","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081481315","display_name":"Markus Weinhardt","orcid":"https://orcid.org/0000-0003-1445-1382"},"institutions":[{"id":"https://openalex.org/I4210159638","display_name":"Hochschule Osnabr\u00fcck","ror":"https://ror.org/059vymd37","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210159638"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Markus Weinhardt","raw_affiliation_strings":["Osnabr\u00fcck University of Applied Sciences, Osnabr\u00fcck, Germany"],"affiliations":[{"raw_affiliation_string":"Osnabr\u00fcck University of Applied Sciences, Osnabr\u00fcck, Germany","institution_ids":["https://openalex.org/I4210159638"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5081481315"],"corresponding_institution_ids":["https://openalex.org/I4210159638"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.451,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57992565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"245","last_page":"257"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8453203439712524},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6087819337844849},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5644872188568115},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5481663942337036},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.48477691411972046},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46628567576408386},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4559018313884735},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.45220494270324707},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4163219928741455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34257304668426514},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33527857065200806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2549566924571991},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2282065451145172},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18070879578590393}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8453203439712524},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6087819337844849},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5644872188568115},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5481663942337036},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.48477691411972046},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46628567576408386},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4559018313884735},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.45220494270324707},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4163219928741455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34257304668426514},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33527857065200806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2549566924571991},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2282065451145172},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18070879578590393},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-319-30481-6_20","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-30481-6_20","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:opus.hs-osnabrueck.de:8571","is_oa":false,"landing_page_url":"https://opus.bsz-bw.de/hsos/frontdoor/index/index/docId/8571","pdf_url":null,"source":{"id":"https://openalex.org/S4377196658","display_name":"Library Osnabr\u00fcck University (Hochschule Osnabr\u00fcck)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210159638","host_organization_name":"Hochschule Osnabr\u00fcck","host_organization_lineage":["https://openalex.org/I4210159638"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:bookPart"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W565449262","https://openalex.org/W1567363020","https://openalex.org/W1614484470","https://openalex.org/W1757315211","https://openalex.org/W2025572466","https://openalex.org/W2072881389","https://openalex.org/W2166029537","https://openalex.org/W2293225001","https://openalex.org/W4229921563","https://openalex.org/W6635119870"],"related_works":["https://openalex.org/W2291943064","https://openalex.org/W1541328753","https://openalex.org/W2209727271","https://openalex.org/W2027176516","https://openalex.org/W4241206086","https://openalex.org/W2543290882","https://openalex.org/W2109697164","https://openalex.org/W1528726807","https://openalex.org/W1964556228","https://openalex.org/W809008615"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}