{"id":"https://openalex.org/W2496486038","doi":"https://doi.org/10.1007/978-3-319-26408-0_1","title":"FPGA Versus Software Programming: Why, When, and How?","display_name":"FPGA Versus Software Programming: Why, When, and How?","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2496486038","doi":"https://doi.org/10.1007/978-3-319-26408-0_1","mag":"2496486038"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-26408-0_1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-26408-0_1","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"FPGAs for Software Programmers","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["The University of Manchester, Manchester, UK","The University of Manchester, Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"The University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"The University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078280066","display_name":"Daniel Ziener","orcid":"https://orcid.org/0000-0001-6449-9208"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Ziener","raw_affiliation_strings":["Dept. of Computer Science, Hardware/Software Co-Design, Erlangen, Germany","Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, Hardware/Software Co-Design, Erlangen, Germany","institution_ids":[]},{"raw_affiliation_string":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Hannig","raw_affiliation_strings":["Erlangen-N\u00fcrnberg, Friedrich-Alexander University, Erlangen, Germany","Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Erlangen-N\u00fcrnberg, Friedrich-Alexander University, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064000482"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.353,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79553903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6856513023376465},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6652047634124756},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5229166746139526},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.44705501198768616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41874635219573975},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35368192195892334},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34932786226272583}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6856513023376465},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6652047634124756},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5229166746139526},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.44705501198768616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41874635219573975},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35368192195892334},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34932786226272583}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-26408-0_1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-26408-0_1","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"FPGAs for Software Programmers","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W600520643","https://openalex.org/W1485517334","https://openalex.org/W1523051745","https://openalex.org/W1567363020","https://openalex.org/W1571632936","https://openalex.org/W1757537413","https://openalex.org/W1913242082","https://openalex.org/W2014173115","https://openalex.org/W2025516544","https://openalex.org/W2079583809","https://openalex.org/W2105715355","https://openalex.org/W2116556237","https://openalex.org/W2128492110","https://openalex.org/W2131713326","https://openalex.org/W2132729131","https://openalex.org/W2133156997","https://openalex.org/W2133712953","https://openalex.org/W2224946430","https://openalex.org/W2275304190","https://openalex.org/W2489262679","https://openalex.org/W2493328864","https://openalex.org/W3203992401","https://openalex.org/W4214545081","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W2002703587","https://openalex.org/W2473740624","https://openalex.org/W3217667592","https://openalex.org/W4287848461","https://openalex.org/W2010434789","https://openalex.org/W2032481488","https://openalex.org/W2381045379","https://openalex.org/W2349645708","https://openalex.org/W2739284958","https://openalex.org/W3083472874"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}