{"id":"https://openalex.org/W1202884449","doi":"https://doi.org/10.1007/978-3-319-20860-2_11","title":"Design and Fabrication of a Microprocessor Using Adiabatic CMOS and Bennett Clocking","display_name":"Design and Fabrication of a Microprocessor Using Adiabatic CMOS and Bennett Clocking","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1202884449","doi":"https://doi.org/10.1007/978-3-319-20860-2_11","mag":"1202884449"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-20860-2_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-20860-2_11","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054144302","display_name":"Ismo H\u00e4nninen","orcid":"https://orcid.org/0000-0002-4203-954X"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ismo K. H\u00e4nninen","raw_affiliation_strings":["Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, 46556, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, 46556, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009991363","display_name":"C\u00e9sar O. Campos-Aguill\u00f3n","orcid":null},"institutions":[{"id":"https://openalex.org/I98461037","display_name":"Tecnol\u00f3gico de Monterrey","ror":"https://ror.org/03ayjn504","country_code":"MX","type":"education","lineage":["https://openalex.org/I98461037"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"C\u00e9sar O. Campos-Aguill\u00f3n","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Tecnol\u00f3gico de Monterrey, Monterrey, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Tecnol\u00f3gico de Monterrey, Monterrey, Mexico","institution_ids":["https://openalex.org/I98461037"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032700852","display_name":"Rene Celis-Cordova","orcid":"https://orcid.org/0009-0001-9658-7461"},"institutions":[{"id":"https://openalex.org/I98461037","display_name":"Tecnol\u00f3gico de Monterrey","ror":"https://ror.org/03ayjn504","country_code":"MX","type":"education","lineage":["https://openalex.org/I98461037"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Rene Celis-Cordova","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Tecnol\u00f3gico de Monterrey, Monterrey, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Tecnol\u00f3gico de Monterrey, Monterrey, Mexico","institution_ids":["https://openalex.org/I98461037"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076417135","display_name":"Gregory L. Snider","orcid":"https://orcid.org/0000-0001-9077-9721"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gregory L. Snider","raw_affiliation_strings":["Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, 46556, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, 46556, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.3839,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79354553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.7950494289398193},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7431578040122986},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6707677245140076},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5965733528137207},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5623074769973755},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5268275141716003},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5181745290756226},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4683496356010437},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.46296170353889465},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42342495918273926},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.41976502537727356},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4190411865711212},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40889090299606323},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40045830607414246},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2825092673301697},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25377124547958374},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2338985800743103},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2290877401828766},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.1302499771118164},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11155393719673157},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10979324579238892}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.7950494289398193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7431578040122986},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6707677245140076},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5965733528137207},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5623074769973755},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5268275141716003},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5181745290756226},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4683496356010437},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.46296170353889465},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42342495918273926},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.41976502537727356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4190411865711212},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40889090299606323},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40045830607414246},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2825092673301697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25377124547958374},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2338985800743103},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2290877401828766},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.1302499771118164},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11155393719673157},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10979324579238892}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-20860-2_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-20860-2_11","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1501539107","https://openalex.org/W1518236483","https://openalex.org/W1640136614","https://openalex.org/W2006312753","https://openalex.org/W2067139121","https://openalex.org/W2068967633","https://openalex.org/W2072310422","https://openalex.org/W2088719955","https://openalex.org/W2119708875","https://openalex.org/W2124808421","https://openalex.org/W2154550634","https://openalex.org/W2745831367","https://openalex.org/W2752232901","https://openalex.org/W4233798822"],"related_works":["https://openalex.org/W2169842719","https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2894573466","https://openalex.org/W2554253794","https://openalex.org/W2988242922","https://openalex.org/W1997869119","https://openalex.org/W3080459857","https://openalex.org/W2184476805","https://openalex.org/W2921824368"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}