{"id":"https://openalex.org/W2345723840","doi":"https://doi.org/10.1007/978-3-319-20227-3_26","title":"A Model-Based Methodology to Generate Code for Timer Units","display_name":"A Model-Based Methodology to Generate Code for Timer Units","publication_year":2015,"publication_date":"2015-08-07","ids":{"openalex":"https://openalex.org/W2345723840","doi":"https://doi.org/10.1007/978-3-319-20227-3_26","mag":"2345723840"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-20227-3_26","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-20227-3_26","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037169630","display_name":"Marco Marazza","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091334","display_name":"Raytheon Technologies (Italy)","ror":"https://ror.org/00fg6nx42","country_code":"IT","type":"company","lineage":["https://openalex.org/I1306686416","https://openalex.org/I4210091334"]},{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Marco Marazza","raw_affiliation_strings":["Advanced Laboratory on Embedded Systems (ALES), Via Barberini, 50, 00187, Roma, Italy","Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Via Eudossiana, 18, 00184, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Advanced Laboratory on Embedded Systems (ALES), Via Barberini, 50, 00187, Roma, Italy","institution_ids":["https://openalex.org/I4210091334"]},{"raw_affiliation_string":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Via Eudossiana, 18, 00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045257843","display_name":"Francesco Menichelli","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Menichelli","raw_affiliation_strings":["Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Via Eudossiana, 18, 00184, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Via Eudossiana, 18, 00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Olivieri","raw_affiliation_strings":["Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Via Eudossiana, 18, 00184, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Via Eudossiana, 18, 00184, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007587183","display_name":"Orlando Ferrante","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091334","display_name":"Raytheon Technologies (Italy)","ror":"https://ror.org/00fg6nx42","country_code":"IT","type":"company","lineage":["https://openalex.org/I1306686416","https://openalex.org/I4210091334"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Orlando Ferrante","raw_affiliation_strings":["Advanced Laboratory on Embedded Systems (ALES), Via Barberini, 50, 00187, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Advanced Laboratory on Embedded Systems (ALES), Via Barberini, 50, 00187, Roma, Italy","institution_ids":["https://openalex.org/I4210091334"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004398137","display_name":"Alberto Ferrari","orcid":"https://orcid.org/0000-0003-2054-741X"},"institutions":[{"id":"https://openalex.org/I4210091334","display_name":"Raytheon Technologies (Italy)","ror":"https://ror.org/00fg6nx42","country_code":"IT","type":"company","lineage":["https://openalex.org/I1306686416","https://openalex.org/I4210091334"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Ferrari","raw_affiliation_strings":["Advanced Laboratory on Embedded Systems (ALES), Via Barberini, 50, 00187, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Advanced Laboratory on Embedded Systems (ALES), Via Barberini, 50, 00187, Roma, Italy","institution_ids":["https://openalex.org/I4210091334"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5037169630"],"corresponding_institution_ids":["https://openalex.org/I4210091334","https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17478954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"203","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timer","display_name":"Timer","score":0.8933959007263184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6925532221794128},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5712752342224121},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.48184335231781006},{"id":"https://openalex.org/keywords/model-based-design","display_name":"Model-based design","score":0.41144177317619324},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.359587699174881},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35177043080329895},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2505244016647339},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14999854564666748},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.14132952690124512},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.0965958833694458}],"concepts":[{"id":"https://openalex.org/C2776633867","wikidata":"https://www.wikidata.org/wiki/Q186612","display_name":"Timer","level":3,"score":0.8933959007263184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6925532221794128},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5712752342224121},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.48184335231781006},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.41144177317619324},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.359587699174881},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35177043080329895},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2505244016647339},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14999854564666748},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.14132952690124512},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0965958833694458},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-319-20227-3_26","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-20227-3_26","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"},{"id":"pmh:oai:iris.uniroma1.it:11573/844801","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/844801","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/12","display_name":"Responsible consumption and production"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2064057885","https://openalex.org/W2106704795","https://openalex.org/W2114306234","https://openalex.org/W2153091148","https://openalex.org/W4246278333","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2160620982","https://openalex.org/W2366828174","https://openalex.org/W2084957735","https://openalex.org/W2778091149","https://openalex.org/W1963955771","https://openalex.org/W2281360585","https://openalex.org/W2374073571","https://openalex.org/W2065496085","https://openalex.org/W2525896035","https://openalex.org/W3047848345"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}