{"id":"https://openalex.org/W815907164","doi":"https://doi.org/10.1007/978-3-319-16214-0_14","title":"Architecture Virtualization for Run-Time Hardware Multithreading on Field Programmable Gate Arrays","display_name":"Architecture Virtualization for Run-Time Hardware Multithreading on Field Programmable Gate Arrays","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W815907164","doi":"https://doi.org/10.1007/978-3-319-16214-0_14","mag":"815907164"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-16214-0_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-16214-0_14","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000251973","display_name":"Michael Metzner","orcid":"https://orcid.org/0000-0002-0220-6091"},"institutions":[{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Michael Metzner","raw_affiliation_strings":["Department of Computer Science, University of Potsdam Potsdam, Potsdam, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Potsdam Potsdam, Potsdam, Germany","institution_ids":["https://openalex.org/I176453806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063065243","display_name":"Jesus A. Lizarraga","orcid":null},"institutions":[{"id":"https://openalex.org/I59361560","display_name":"Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34","country_code":"MX","type":"education","lineage":["https://openalex.org/I59361560"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Jesus A. Lizarraga","raw_affiliation_strings":["Instituto Politecnico Nacional, Mexico City, Mexico"],"affiliations":[{"raw_affiliation_string":"Instituto Politecnico Nacional, Mexico City, Mexico","institution_ids":["https://openalex.org/I59361560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081869234","display_name":"Christophe Bobda","orcid":"https://orcid.org/0000-0002-9042-9470"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christophe Bobda","raw_affiliation_strings":["CSCE Department, University of Arkansas Fayetteville, Fayetteville, Ar, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, University of Arkansas Fayetteville, Fayetteville, Ar, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000251973"],"corresponding_institution_ids":["https://openalex.org/I176453806"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":2.168,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84672167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8183261156082153},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7248080968856812},{"id":"https://openalex.org/keywords/virtualization","display_name":"Virtualization","score":0.6983993649482727},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6734821796417236},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5989769101142883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5765398740768433},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5339041948318481},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5288528203964233},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.455453097820282},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3987237513065338},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3964884281158447},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34964245557785034},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23989862203598022},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.21775278449058533},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.19983845949172974},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17122745513916016},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.13564088940620422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8183261156082153},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7248080968856812},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.6983993649482727},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6734821796417236},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5989769101142883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5765398740768433},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5339041948318481},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5288528203964233},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.455453097820282},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3987237513065338},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3964884281158447},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34964245557785034},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23989862203598022},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.21775278449058533},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.19983845949172974},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17122745513916016},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.13564088940620422},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-16214-0_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-16214-0_14","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1999869155","https://openalex.org/W2006312753","https://openalex.org/W2089155985","https://openalex.org/W2118597853","https://openalex.org/W2120538858","https://openalex.org/W2122992089","https://openalex.org/W2123184444","https://openalex.org/W2143194968","https://openalex.org/W2150022482","https://openalex.org/W2160642395","https://openalex.org/W2493650272","https://openalex.org/W3143533263","https://openalex.org/W4247367638","https://openalex.org/W4255812374"],"related_works":["https://openalex.org/W1940589050","https://openalex.org/W2355721938","https://openalex.org/W2387608311","https://openalex.org/W2086248387","https://openalex.org/W2973764441","https://openalex.org/W2122026593","https://openalex.org/W2350798290","https://openalex.org/W1542759904","https://openalex.org/W2098995779","https://openalex.org/W2541614262"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}