{"id":"https://openalex.org/W2113456272","doi":"https://doi.org/10.1007/978-3-319-03859-9_30","title":"A Reconfigurable Ray-Tracing Multi-Processor SoC with Hardware Replication-Aware Instruction Set Extension","display_name":"A Reconfigurable Ray-Tracing Multi-Processor SoC with Hardware Replication-Aware Instruction Set Extension","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2113456272","doi":"https://doi.org/10.1007/978-3-319-03859-9_30","mag":"2113456272"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-03859-9_30","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-03859-9_30","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3410723","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015942916","display_name":"Alexandre S. Nery","orcid":"https://orcid.org/0000-0002-3199-4322"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]},{"id":"https://openalex.org/I122140584","display_name":"Universidade Federal do Rio de Janeiro","ror":"https://ror.org/03490as77","country_code":"BR","type":"education","lineage":["https://openalex.org/I122140584"]}],"countries":["BR","NL"],"is_corresponding":true,"raw_author_name":"Alexandre S. Nery","raw_affiliation_strings":["Department of Electrical Engineering - Electronic Systems, Eindhoven University of Technology, The Netherlands","LAM - Computer Architecture and Microeletronics Laboratory Systems Engineering and Computer Science Program, COPPE, Federal University of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering - Electronic Systems, Eindhoven University of Technology, The Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"LAM - Computer Architecture and Microeletronics Laboratory Systems Engineering and Computer Science Program, COPPE, Federal University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I122140584"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084920912","display_name":"Nadia Nedjah","orcid":"https://orcid.org/0000-0002-1656-6397"},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Nadia Nedjah","raw_affiliation_strings":["Department of Electronics Engineering and Telecommunications Faculty of Engineering, State University of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Telecommunications Faculty of Engineering, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033447808","display_name":"Felipe M. G. Fran\u00e7a","orcid":"https://orcid.org/0000-0002-8980-6208"},"institutions":[{"id":"https://openalex.org/I122140584","display_name":"Universidade Federal do Rio de Janeiro","ror":"https://ror.org/03490as77","country_code":"BR","type":"education","lineage":["https://openalex.org/I122140584"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe M. G. Fran\u00e7a","raw_affiliation_strings":["LAM - Computer Architecture and Microeletronics Laboratory Systems Engineering and Computer Science Program, COPPE, Federal University of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"LAM - Computer Architecture and Microeletronics Laboratory Systems Engineering and Computer Science Program, COPPE, Federal University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I122140584"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109220541","display_name":"L. J\u00f3\u017awiak","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Lech Jozwiak","raw_affiliation_strings":["Department of Electrical Engineering - Electronic Systems, Eindhoven University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering - Electronic Systems, Eindhoven University of Technology, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Henk Corporaal","raw_affiliation_strings":["Department of Electrical Engineering - Electronic Systems, Eindhoven University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering - Electronic Systems, Eindhoven University of Technology, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5015942916"],"corresponding_institution_ids":["https://openalex.org/I122140584","https://openalex.org/I83019370"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4586,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67857143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"346","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9007625579833984},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7247838973999023},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6125432848930359},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5161660313606262},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5028392672538757},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.48906832933425903},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.45951592922210693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43138182163238525},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.4128320515155792},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4122542142868042},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3896302282810211},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1017138659954071}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9007625579833984},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7247838973999023},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6125432848930359},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5161660313606262},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5028392672538757},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.48906832933425903},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.45951592922210693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43138182163238525},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.4128320515155792},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4122542142868042},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3896302282810211},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1017138659954071},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1007/978-3-319-03859-9_30","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-03859-9_30","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/d69b9c08-5045-4e44-802a-e684dec1f835","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/d69b9c08-5045-4e44-802a-e684dec1f835","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Franca, F M G, Nery, A S, Nedjah, N, Jozwiak, L & Corporaal, H 2013, A reconfigurable ray-tracing multi-processor SoC with hardware replication-aware instruction set extension. in 13th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP), Vietri sul Mare, Italy, December 18-20, 2013, Proceedings, Part I. Springer, Berlin, pp. 346-356. https://doi.org/10.1007/978-3-319-03859-9_30","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:zenodo.org:3410723","is_oa":true,"landing_page_url":"https://zenodo.org/record/3410723","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/bookPart"},{"id":"pmh:tue:oai:pure.tue.nl:publications/d69b9c08-5045-4e44-802a-e684dec1f835","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/d69b9c08-5045-4e44-802a-e684dec1f835","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"13th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP), Vietri sul Mare, Italy, December 18-20, 2013, Proceedings, Part I, 346 - 356","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3410723","is_oa":true,"landing_page_url":"https://zenodo.org/record/3410723","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/bookPart"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1988611798","https://openalex.org/W1993112227","https://openalex.org/W1997633104","https://openalex.org/W2007479569","https://openalex.org/W2050609278","https://openalex.org/W2051658231","https://openalex.org/W2093168523","https://openalex.org/W2098133383","https://openalex.org/W2117205775","https://openalex.org/W2125313965","https://openalex.org/W2140618283","https://openalex.org/W2153185479","https://openalex.org/W2164052549","https://openalex.org/W2941610626","https://openalex.org/W3148383272"],"related_works":["https://openalex.org/W2047885859","https://openalex.org/W2036206036","https://openalex.org/W2189543321","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2551798393"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}