{"id":"https://openalex.org/W7122630624","doi":"https://doi.org/10.1007/978-3-032-15700-3_14","title":"Verification of\u00a0Generic VHDL Designs and\u00a0Their Translation to\u00a0Rocq","display_name":"Verification of\u00a0Generic VHDL Designs and\u00a0Their Translation to\u00a0Rocq","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7122630624","doi":"https://doi.org/10.1007/978-3-032-15700-3_14"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-032-15700-3_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-032-15700-3_14","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059019724","display_name":"Ocan Sankur","orcid":"https://orcid.org/0000-0001-8146-4429"},"institutions":[{"id":"https://openalex.org/I4210089619","display_name":"Mitsubishi Electric (France)","ror":"https://ror.org/0075b7k59","country_code":"FR","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210089619","https://openalex.org/I4210133125"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Ocan Sankur","raw_affiliation_strings":["Mitsubishi Electric R&D Centre Europe, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mitsubishi Electric R&D Centre Europe, Rennes, France","institution_ids":["https://openalex.org/I4210089619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113095707","display_name":"Beno\u00eet Boyer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089619","display_name":"Mitsubishi Electric (France)","ror":"https://ror.org/0075b7k59","country_code":"FR","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210089619","https://openalex.org/I4210133125"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Beno\u00eet Boyer","raw_affiliation_strings":["Mitsubishi Electric R&D Centre Europe, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mitsubishi Electric R&D Centre Europe, Rennes, France","institution_ids":["https://openalex.org/I4210089619"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059583982","display_name":"Florian Faissole","orcid":"https://orcid.org/0000-0001-5792-0658"},"institutions":[{"id":"https://openalex.org/I4210089619","display_name":"Mitsubishi Electric (France)","ror":"https://ror.org/0075b7k59","country_code":"FR","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210089619","https://openalex.org/I4210133125"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florian Faissole","raw_affiliation_strings":["Mitsubishi Electric R&D Centre Europe, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mitsubishi Electric R&D Centre Europe, Rennes, France","institution_ids":["https://openalex.org/I4210089619"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059019724"],"corresponding_institution_ids":["https://openalex.org/I4210089619"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24267212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.39590001106262207,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.39590001106262207,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1453000009059906,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.14419999718666077,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8227999806404114},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7872999906539917},{"id":"https://openalex.org/keywords/translation","display_name":"Translation (biology)","score":0.4578999876976013},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4523000121116638},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.41679999232292175},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.3813999891281128},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3741999864578247},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.30329999327659607}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8723999857902527},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8227999806404114},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7872999906539917},{"id":"https://openalex.org/C149364088","wikidata":"https://www.wikidata.org/wiki/Q185917","display_name":"Translation (biology)","level":4,"score":0.4578999876976013},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4523000121116638},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.44369998574256897},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4311999976634979},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.41679999232292175},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.38350000977516174},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3813999891281128},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3741999864578247},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30329999327659607},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3012000024318695},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.2919999957084656},{"id":"https://openalex.org/C99149447","wikidata":"https://www.wikidata.org/wiki/Q5358339","display_name":"Electronic circuit design","level":3,"score":0.28040000796318054},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27549999952316284},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.26460000872612},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.26420000195503235},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.2554999887943268},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.2542000114917755}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-032-15700-3_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-032-15700-3_14","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-05369274v1","is_oa":false,"landing_page_url":"https://hal.science/hal-05369274","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"27th International Conference on Verification, Model Checking, and Abstract Interpretation (VMCAI 2026), Jan 2026, Rennes, France","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W1483190703","https://openalex.org/W1528837436","https://openalex.org/W1530237793","https://openalex.org/W1538310240","https://openalex.org/W1605476959","https://openalex.org/W1737941572","https://openalex.org/W1999890019","https://openalex.org/W2063123613","https://openalex.org/W2087814790","https://openalex.org/W2166031850","https://openalex.org/W2166178773","https://openalex.org/W2477858827","https://openalex.org/W2506987745","https://openalex.org/W2752387439","https://openalex.org/W2753285289","https://openalex.org/W2955549234","https://openalex.org/W3121710465","https://openalex.org/W4229720011","https://openalex.org/W4239838086","https://openalex.org/W4241318124","https://openalex.org/W4285234937","https://openalex.org/W4312740072","https://openalex.org/W4411688445"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2026-01-13T00:00:00"}