{"id":"https://openalex.org/W4411175275","doi":"https://doi.org/10.1007/978-3-031-90200-0_33","title":"Challenging Portability Paradigms: FPGA Acceleration Using SYCL and\u00a0OpenCL","display_name":"Challenging Portability Paradigms: FPGA Acceleration Using SYCL and\u00a0OpenCL","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4411175275","doi":"https://doi.org/10.1007/978-3-031-90200-0_33"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-031-90200-0_33","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-031-90200-0_33","pdf_url":"https://link.springer.com/content/pdf/10.1007/978-3-031-90200-0_33.pdf","source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007/978-3-031-90200-0_33.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083847657","display_name":"Manuel de Castro","orcid":"https://orcid.org/0000-0003-3080-5136"},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel de Castro","raw_affiliation_strings":["Department of Computer Science, Universidad de Valladolid, Valladolid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Universidad de Valladolid, Valladolid, Spain","institution_ids":["https://openalex.org/I108103353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032890813","display_name":"Roberto R. Osorio","orcid":"https://orcid.org/0000-0001-8768-2240"},"institutions":[{"id":"https://openalex.org/I11019714","display_name":"Universidade da Coru\u00f1a","ror":"https://ror.org/01qckj285","country_code":"ES","type":"education","lineage":["https://openalex.org/I11019714"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Roberto R. Osorio","raw_affiliation_strings":["CITIC, Computer Architecture Group, Universidade da Coru\u00f1a, A Coru\u00f1a, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CITIC, Computer Architecture Group, Universidade da Coru\u00f1a, A Coru\u00f1a, Spain","institution_ids":["https://openalex.org/I11019714"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041127526","display_name":"Francisco J. And\u00fajar","orcid":"https://orcid.org/0000-0001-8884-7334"},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco J. And\u00fajar","raw_affiliation_strings":["Department of Computer Science, Universidad de Valladolid, Valladolid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Universidad de Valladolid, Valladolid, Spain","institution_ids":["https://openalex.org/I108103353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052151031","display_name":"Roc\u00edo Carratal\u00e1-S\u00e1ez","orcid":"https://orcid.org/0000-0001-8409-2421"},"institutions":[{"id":"https://openalex.org/I10902133","display_name":"Universitat Jaume I","ror":"https://ror.org/02ws1xc11","country_code":"ES","type":"education","lineage":["https://openalex.org/I10902133"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Roc\u00edo Carratal\u00e1-S\u00e1ez","raw_affiliation_strings":["Dpto. Ingenier\u00eda y Ciencia de los Computadores, Universitat Jaume I, Castell\u00f3n de la Plana, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. Ingenier\u00eda y Ciencia de los Computadores, Universitat Jaume I, Castell\u00f3n de la Plana, Spain","institution_ids":["https://openalex.org/I10902133"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072874402","display_name":"Yuri Torres","orcid":"https://orcid.org/0000-0002-3037-3567"},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Yuri Torres","raw_affiliation_strings":["Department of Computer Science, Universidad de Valladolid, Valladolid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Universidad de Valladolid, Valladolid, Spain","institution_ids":["https://openalex.org/I108103353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043394187","display_name":"Diego R. Llanos","orcid":"https://orcid.org/0000-0001-6240-9109"},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Diego R. Llanos","raw_affiliation_strings":["Department of Computer Science, Universidad de Valladolid, Valladolid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Universidad de Valladolid, Valladolid, Spain","institution_ids":["https://openalex.org/I108103353"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043394187"],"corresponding_institution_ids":["https://openalex.org/I108103353"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":{"value":5000,"currency":"EUR","value_usd":5392},"fwci":1.275,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.73205458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"412","last_page":"424"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.9322906732559204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8804885149002075},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6987999677658081},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6604324579238892},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46309757232666016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37061238288879395},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3231216073036194},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06460806727409363}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.9322906732559204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8804885149002075},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6987999677658081},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6604324579238892},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46309757232666016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37061238288879395},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3231216073036194},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06460806727409363},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-031-90200-0_33","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-031-90200-0_33","pdf_url":"https://link.springer.com/content/pdf/10.1007/978-3-031-90200-0_33.pdf","source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":{"id":"doi:10.1007/978-3-031-90200-0_33","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-3-031-90200-0_33","pdf_url":"https://link.springer.com/content/pdf/10.1007/978-3-031-90200-0_33.pdf","source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4411175275.pdf","grobid_xml":"https://content.openalex.org/works/W4411175275.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W2054686405","https://openalex.org/W2271624625","https://openalex.org/W2317369144","https://openalex.org/W2325902267","https://openalex.org/W2365763746","https://openalex.org/W2583383421","https://openalex.org/W2910735017","https://openalex.org/W4225277319","https://openalex.org/W4252821989","https://openalex.org/W4317435427","https://openalex.org/W4387595827","https://openalex.org/W4400074463"],"related_works":["https://openalex.org/W107105315","https://openalex.org/W1584537303","https://openalex.org/W4388155270","https://openalex.org/W4367156293","https://openalex.org/W2750549761","https://openalex.org/W1872724644","https://openalex.org/W28826848","https://openalex.org/W2122272819","https://openalex.org/W2994151208","https://openalex.org/W2005472506"],"abstract_inverted_index":{"Abstract":[0],"As":[1],"the":[2,30,34,45],"interest":[3],"in":[4],"FPGA-based":[5],"accelerators":[6],"for":[7,51,55,90,100],"HPC":[8,56],"applications":[9,141],"increases,":[10],"new":[11],"challenges":[12],"also":[13],"arise,":[14],"especially":[15],"concerning":[16],"different":[17],"programming":[18],"and":[19,37,58,73,114],"portability":[20,47],"issues.":[21],"This":[22],"paper":[23],"aims":[24],"to":[25,63,68,86,116,135],"provide":[26],"a":[27,65,118,152],"snapshot":[28],"of":[29,33,48,76,140],"current":[31],"state":[32],"FPGA":[35,53,138],"tooling":[36],"its":[38,146],"problems.":[39],"To":[40],"do":[41],"so,":[42],"we":[43,104],"evaluate":[44],"performance":[46,147],"two":[49],"frameworks":[50],"developing":[52],"solutions":[54],"(SYCL":[57],"OpenCL)":[59],"when":[60,82,107],"using":[61,70,83,108],"them":[62],"port":[64],"highly-parallel":[66,119],"application":[67,120],"FPGAs,":[69],"both":[71],"ND-range":[72,125,150],"single-task":[74,88,129,144],"type":[75],"kernels.":[77],"The":[78],"developer\u2019s":[79],"general":[80],"recommendation":[81],"FPGAs":[84],"is":[85],"develop":[87],"kernels":[89,126],"them,":[91],"as":[92,97,112,143],"they":[93],"are":[94],"commonly":[95],"regarded":[96],"more":[98],"suited":[99],"such":[101,111],"hardware.":[102],"However,":[103],"discovered":[105],"that,":[106],"high-level":[109],"approaches":[110],"OpenCL":[113],"SYCL":[115,133],"program":[117],"with":[121,149],"no":[122],"FPGA-tailored":[123],"optimizations,":[124],"significantly":[127],"outperform":[128],"codes.":[130],"Specifically,":[131],"while":[132],"struggles":[134],"produce":[136],"efficient":[137],"implementations":[139],"described":[142],"codes,":[145],"excels":[148],"kernels,":[151],"result":[153],"that":[154],"was":[155],"unexpectedly":[156],"favorable.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2025-10-10T00:00:00"}