{"id":"https://openalex.org/W4360982452","doi":"https://doi.org/10.1007/978-3-031-27622-4_22","title":"PPA Based MAC Unit Using Vedic Multiplier and XOR Logic","display_name":"PPA Based MAC Unit Using Vedic Multiplier and XOR Logic","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4360982452","doi":"https://doi.org/10.1007/978-3-031-27622-4_22"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-031-27622-4_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-27622-4_22","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079603476","display_name":"M. S. Sharook Salman","orcid":null},"institutions":[{"id":"https://openalex.org/I119668213","display_name":"Karunya University","ror":"https://ror.org/03k23nv15","country_code":"IN","type":"education","lineage":["https://openalex.org/I119668213"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"M. S. Sharook Salman","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Kalaignar Karunanidhi Institute of Technology, Coimbatore, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Kalaignar Karunanidhi Institute of Technology, Coimbatore, India","institution_ids":["https://openalex.org/I119668213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016139991","display_name":"K. Yogeshwaran","orcid":null},"institutions":[{"id":"https://openalex.org/I119668213","display_name":"Karunya University","ror":"https://ror.org/03k23nv15","country_code":"IN","type":"education","lineage":["https://openalex.org/I119668213"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Yogeshwaran","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Kalaignar Karunanidhi Institute of Technology, Coimbatore, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Kalaignar Karunanidhi Institute of Technology, Coimbatore, India","institution_ids":["https://openalex.org/I119668213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079603476"],"corresponding_institution_ids":["https://openalex.org/I119668213"],"apc_list":null,"apc_paid":null,"fwci":2.2928,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.85542988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7220048904418945},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7145354747772217},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6912263035774231},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6411678791046143},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6394788026809692},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5470573902130127},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5170174837112427},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4734209179878235},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.4725986123085022},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.43007373809814453},{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.42730337381362915},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3358914256095886},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32630205154418945},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2558286786079407},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.24397441744804382},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2397511601448059}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7220048904418945},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7145354747772217},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6912263035774231},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6411678791046143},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6394788026809692},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5470573902130127},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5170174837112427},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4734209179878235},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.4725986123085022},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.43007373809814453},{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.42730337381362915},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3358914256095886},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32630205154418945},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2558286786079407},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.24397441744804382},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2397511601448059},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-031-27622-4_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-27622-4_22","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1566114862","https://openalex.org/W1593268554","https://openalex.org/W2103225108","https://openalex.org/W2150187072","https://openalex.org/W2477582486","https://openalex.org/W2599118168","https://openalex.org/W2733505413","https://openalex.org/W2773033565","https://openalex.org/W2898997313","https://openalex.org/W2942493598"],"related_works":["https://openalex.org/W2999386785","https://openalex.org/W2352033875","https://openalex.org/W2086473731","https://openalex.org/W2370292629","https://openalex.org/W2550397800","https://openalex.org/W1531851644","https://openalex.org/W2334474367","https://openalex.org/W4249660079","https://openalex.org/W2293113942","https://openalex.org/W3031851901"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-04-18T07:56:08.524223","created_date":"2025-10-10T00:00:00"}