{"id":"https://openalex.org/W4312432243","doi":"https://doi.org/10.1007/978-3-031-21514-8_34","title":"Design of a Programmable Delay Line with On-Chip Calibration to Achieve Immunity Against Process Variations","display_name":"Design of a Programmable Delay Line with On-Chip Calibration to Achieve Immunity Against Process Variations","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4312432243","doi":"https://doi.org/10.1007/978-3-031-21514-8_34"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-031-21514-8_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-21514-8_34","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046421453","display_name":"Kanika Monga","orcid":"https://orcid.org/0000-0001-8993-8772"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kanika Monga","raw_affiliation_strings":["Birla Institute of Technology and Science, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034329549","display_name":"Eesha Karnawat","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Eesha Karnawat","raw_affiliation_strings":["Birla Institute of Technology and Science, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031549175","display_name":"Nitin Dutt Chaturvedi","orcid":"https://orcid.org/0000-0002-2594-7095"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nitin Chaturvedi","raw_affiliation_strings":["Birla Institute of Technology and Science, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009144204","display_name":"S. Gurunarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Gurunarayanan","raw_affiliation_strings":["Birla Institute of Technology and Science, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5046421453"],"corresponding_institution_ids":["https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.43426654,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"408","last_page":"419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.7249726057052612},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6632958650588989},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6459739804267883},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5760976672172546},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5625311732292175},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5224553346633911},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5203844308853149},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4810200333595276},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4803289473056793},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4766008257865906},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4752378463745117},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.4598686397075653},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4433678984642029},{"id":"https://openalex.org/keywords/processing-delay","display_name":"Processing delay","score":0.44087615609169006},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.43957772850990295},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.43247342109680176},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4314419627189636},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.41916748881340027},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.37810808420181274},{"id":"https://openalex.org/keywords/transmission-delay","display_name":"Transmission delay","score":0.3198765516281128},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25566279888153076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2307336926460266},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14325156807899475},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14167705178260803},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13402211666107178},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09023958444595337},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07868140935897827}],"concepts":[{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.7249726057052612},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6632958650588989},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6459739804267883},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5760976672172546},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5625311732292175},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5224553346633911},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5203844308853149},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4810200333595276},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4803289473056793},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4766008257865906},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4752378463745117},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.4598686397075653},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4433678984642029},{"id":"https://openalex.org/C21434264","wikidata":"https://www.wikidata.org/wiki/Q7247320","display_name":"Processing delay","level":4,"score":0.44087615609169006},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.43957772850990295},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.43247342109680176},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4314419627189636},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.41916748881340027},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.37810808420181274},{"id":"https://openalex.org/C108921912","wikidata":"https://www.wikidata.org/wiki/Q7834639","display_name":"Transmission delay","level":3,"score":0.3198765516281128},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25566279888153076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2307336926460266},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14325156807899475},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14167705178260803},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13402211666107178},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09023958444595337},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07868140935897827},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-031-21514-8_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-21514-8_34","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1511935823","https://openalex.org/W1968568432","https://openalex.org/W2017013043","https://openalex.org/W2103356670","https://openalex.org/W2107292647","https://openalex.org/W2133294020","https://openalex.org/W2149596714","https://openalex.org/W2767827772","https://openalex.org/W2886776623","https://openalex.org/W2966280007","https://openalex.org/W2981766591","https://openalex.org/W3137507009"],"related_works":["https://openalex.org/W2099761217","https://openalex.org/W2735375340","https://openalex.org/W3082837777","https://openalex.org/W2150727772","https://openalex.org/W1507778554","https://openalex.org/W2114352341","https://openalex.org/W2541979587","https://openalex.org/W2343241460","https://openalex.org/W3137507009","https://openalex.org/W4312432243"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}