{"id":"https://openalex.org/W4293744113","doi":"https://doi.org/10.1007/978-3-031-16159-9_22","title":"Verification and\u00a0Benchmarking in\u00a0MPA Coprocessor Design Process","display_name":"Verification and\u00a0Benchmarking in\u00a0MPA Coprocessor Design Process","publication_year":2022,"publication_date":"2022-08-31","ids":{"openalex":"https://openalex.org/W4293744113","doi":"https://doi.org/10.1007/978-3-031-16159-9_22"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-031-16159-9_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-16159-9_22","pdf_url":null,"source":{"id":"https://openalex.org/S4210169156","display_name":"Lecture notes in networks and systems","issn_l":"2367-3370","issn":["2367-3370","2367-3389"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Networks and Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041652624","display_name":"Tomasz P. Stefa\u0144ski","orcid":"https://orcid.org/0000-0002-3952-5731"},"institutions":[{"id":"https://openalex.org/I169333911","display_name":"Gda\u0144sk University of Technology","ror":"https://ror.org/006x4sc24","country_code":"PL","type":"education","lineage":["https://openalex.org/I169333911"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Tomasz P. Stefa\u0144ski","raw_affiliation_strings":["Faculty of Electronics, Telecommunications and Informatics, Gdansk University of Technology, 80-233, Gdansk, Poland"],"raw_orcid":"https://orcid.org/0000-0002-3952-5731","affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Informatics, Gdansk University of Technology, 80-233, Gdansk, Poland","institution_ids":["https://openalex.org/I169333911"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015054246","display_name":"Kamil Rudnicki","orcid":"https://orcid.org/0000-0003-3319-5900"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kamil Rudnicki","raw_affiliation_strings":["Department of Reconfigurable Systems, Brightelligence sp. z o.o., 90-562, Lodz, Poland"],"raw_orcid":"https://orcid.org/0000-0003-3319-5900","affiliations":[{"raw_affiliation_string":"Department of Reconfigurable Systems, Brightelligence sp. z o.o., 90-562, Lodz, Poland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008547012","display_name":"Wojciech \u017bebrowski","orcid":"https://orcid.org/0000-0001-8714-280X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wojciech \u017bebrowski","raw_affiliation_strings":["Aldec Inc., 80-288, Gdansk, Poland"],"raw_orcid":"https://orcid.org/0000-0001-8714-280X","affiliations":[{"raw_affiliation_string":"Aldec Inc., 80-288, Gdansk, Poland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041652624"],"corresponding_institution_ids":["https://openalex.org/I169333911"],"apc_list":null,"apc_paid":null,"fwci":0.6612,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68421053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"266","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9850999712944031,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.8549513816833496},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8534886837005615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7744733095169067},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6525554656982422},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5898137092590332},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5870879888534546},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47229889035224915},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45898520946502686},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43373948335647583},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4163150191307068},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4008205831050873},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.39056211709976196},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35030895471572876}],"concepts":[{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.8549513816833496},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8534886837005615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7744733095169067},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6525554656982422},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5898137092590332},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5870879888534546},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47229889035224915},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45898520946502686},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43373948335647583},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4163150191307068},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4008205831050873},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.39056211709976196},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35030895471572876},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-031-16159-9_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-16159-9_22","pdf_url":null,"source":{"id":"https://openalex.org/S4210169156","display_name":"Lecture notes in networks and systems","issn_l":"2367-3370","issn":["2367-3370","2367-3389"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Networks and Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1973928850","https://openalex.org/W2000040332","https://openalex.org/W2045000562","https://openalex.org/W2063435300","https://openalex.org/W2118117335","https://openalex.org/W2132796821","https://openalex.org/W2252034109","https://openalex.org/W2887488737","https://openalex.org/W2965542055","https://openalex.org/W3042438505","https://openalex.org/W3142856423","https://openalex.org/W3192592723"],"related_works":["https://openalex.org/W3189556868","https://openalex.org/W2738864920","https://openalex.org/W267098132","https://openalex.org/W2394349315","https://openalex.org/W2367996796","https://openalex.org/W2368451485","https://openalex.org/W2435619209","https://openalex.org/W2358222958","https://openalex.org/W1866924917","https://openalex.org/W2103582766"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}