{"id":"https://openalex.org/W4288783102","doi":"https://doi.org/10.1007/978-3-031-12638-3_1","title":"Hardware Description Language Enhancements for High Level Synthesis of Hardware Accelerators","display_name":"Hardware Description Language Enhancements for High Level Synthesis of Hardware Accelerators","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4288783102","doi":"https://doi.org/10.1007/978-3-031-12638-3_1"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-031-12638-3_1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-12638-3_1","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014383514","display_name":"Gurusankar Kasivinayagam","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Gurusankar Kasivinayagam","raw_affiliation_strings":["PES University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"PES University, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039775164","display_name":"Romaanchan Skanda","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Romaanchan Skanda","raw_affiliation_strings":["PES University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"PES University, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023624457","display_name":"Aditya G. Burli","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aditya G. Burli","raw_affiliation_strings":["PES University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"PES University, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082386292","display_name":"Shruti Jadon","orcid":"https://orcid.org/0009-0004-5146-2691"},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shruti Jadon","raw_affiliation_strings":["PES University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"PES University, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055258232","display_name":"Reetinder Sidhu","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Reetinder Sidhu","raw_affiliation_strings":["PES University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"PES University, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014383514"],"corresponding_institution_ids":["https://openalex.org/I196608512"],"apc_list":null,"apc_paid":null,"fwci":1.9911,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.87464115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8547465801239014},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.7177590131759644},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7050297260284424},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6054245829582214},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.49236786365509033},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43551862239837646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3479260206222534},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23998436331748962}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8547465801239014},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7177590131759644},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7050297260284424},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6054245829582214},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.49236786365509033},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43551862239837646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3479260206222534},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23998436331748962}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-031-12638-3_1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-12638-3_1","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W616429135","https://openalex.org/W1501205670","https://openalex.org/W1983394510","https://openalex.org/W2022539401","https://openalex.org/W2026102065","https://openalex.org/W2029786195","https://openalex.org/W2060445097","https://openalex.org/W2108624339","https://openalex.org/W2138098922","https://openalex.org/W2156498800","https://openalex.org/W2791307958","https://openalex.org/W2907520127","https://openalex.org/W2997704376","https://openalex.org/W3111075506"],"related_works":["https://openalex.org/W2017995229","https://openalex.org/W2495375883","https://openalex.org/W2128424470","https://openalex.org/W4300820390","https://openalex.org/W4233602124","https://openalex.org/W2156965212","https://openalex.org/W4231001357","https://openalex.org/W1565959845","https://openalex.org/W1547989843","https://openalex.org/W2374841263"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}