{"id":"https://openalex.org/W4285507045","doi":"https://doi.org/10.1007/978-3-031-10539-5_27","title":"Embedded Processor Design in FPGA by ASMD-FSMD and FSM-Single Techniques","display_name":"Embedded Processor Design in FPGA by ASMD-FSMD and FSM-Single Techniques","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4285507045","doi":"https://doi.org/10.1007/978-3-031-10539-5_27"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-031-10539-5_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-10539-5_27","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072900576","display_name":"Valery Salauyou","orcid":"https://orcid.org/0000-0002-9174-8588"},"institutions":[{"id":"https://openalex.org/I1323121030","display_name":"Bialystok University of Technology","ror":"https://ror.org/02bzfsy61","country_code":"PL","type":"education","lineage":["https://openalex.org/I1323121030"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Valery Salauyou","raw_affiliation_strings":["Bialystok University of Technology, Wiejska 45A, 15-351, Bialystok, Poland"],"raw_orcid":"https://orcid.org/0000-0002-9174-8588","affiliations":[{"raw_affiliation_string":"Bialystok University of Technology, Wiejska 45A, 15-351, Bialystok, Poland","institution_ids":["https://openalex.org/I1323121030"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5072900576"],"corresponding_institution_ids":["https://openalex.org/I1323121030"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.6612,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65550239,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"374","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8238627910614014},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6412146091461182},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6002535820007324},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.556914746761322},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.502272367477417},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4870779812335968},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.45637500286102295},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.43417710065841675},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.4281392991542816},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4242706000804901},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3840310573577881},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24556300044059753},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2127043604850769},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09391370415687561}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8238627910614014},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6412146091461182},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6002535820007324},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.556914746761322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.502272367477417},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4870779812335968},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.45637500286102295},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.43417710065841675},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.4281392991542816},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4242706000804901},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3840310573577881},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24556300044059753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2127043604850769},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09391370415687561}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-031-10539-5_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-10539-5_27","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W402118205","https://openalex.org/W1669302834","https://openalex.org/W2056223983","https://openalex.org/W2068056353","https://openalex.org/W2095866116","https://openalex.org/W2120080222","https://openalex.org/W2138362897","https://openalex.org/W2141516641","https://openalex.org/W2151181453","https://openalex.org/W2156983394","https://openalex.org/W2489755100","https://openalex.org/W2544319392","https://openalex.org/W2611709845","https://openalex.org/W2791525288","https://openalex.org/W2956501515","https://openalex.org/W2989331028","https://openalex.org/W3042167762","https://openalex.org/W3095806684","https://openalex.org/W3185563431","https://openalex.org/W3209355641","https://openalex.org/W4200391407","https://openalex.org/W4240151473"],"related_works":["https://openalex.org/W1937259677","https://openalex.org/W2364820253","https://openalex.org/W2136295006","https://openalex.org/W2385469434","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W2972757702","https://openalex.org/W2378068131","https://openalex.org/W2366672283","https://openalex.org/W2290175651"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}