{"id":"https://openalex.org/W4205452302","doi":"https://doi.org/10.1007/978-3-030-93571-9_10","title":"Adaptive Buffering Scheme for PCM/DRAM-Based Hybrid Memory Architecture","display_name":"Adaptive Buffering Scheme for PCM/DRAM-Based Hybrid Memory Architecture","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4205452302","doi":"https://doi.org/10.1007/978-3-030-93571-9_10"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-030-93571-9_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-93571-9_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ifip.hal.science/hal-05655292","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100369113","display_name":"Xiaoliang Wang","orcid":"https://orcid.org/0000-0002-0883-7716"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoliang Wang","raw_affiliation_strings":["University of Science and Technology of China, Hefei, 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Hefei, 230027, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056003063","display_name":"Kaimeng Chen","orcid":"https://orcid.org/0000-0002-4050-3863"},"institutions":[{"id":"https://openalex.org/I161346416","display_name":"Jimei University","ror":"https://ror.org/03hknyb50","country_code":"CN","type":"education","lineage":["https://openalex.org/I161346416"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaimeng Chen","raw_affiliation_strings":["JiMei University, Xia\u2019Men, 361021, China","JiMei University, Xia'Men, 361021, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JiMei University, Xia\u2019Men, 361021, China","institution_ids":["https://openalex.org/I161346416"]},{"raw_affiliation_string":"JiMei University, Xia'Men, 361021, China","institution_ids":["https://openalex.org/I161346416"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087025546","display_name":"Peiquan Jin","orcid":"https://orcid.org/0000-0002-3871-0548"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peiquan Jin","raw_affiliation_strings":["University of Science and Technology of China, Hefei, 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Hefei, 230027, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"118","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8402194976806641},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7442553639411926},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5998553037643433},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5436962246894836},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.48978328704833984},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.46638181805610657},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.44855791330337524},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.4384108781814575},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43410399556159973},{"id":"https://openalex.org/keywords/page","display_name":"Page","score":0.42093685269355774},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.41562342643737793},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4065437316894531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39494433999061584},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3404729962348938},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32997530698776245},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.26677751541137695},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.23724064230918884},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.196597158908844},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1859593391418457},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.18318015336990356},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.18124735355377197},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1591436266899109},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.1415214240550995},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.10401207208633423}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8402194976806641},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7442553639411926},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5998553037643433},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5436962246894836},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.48978328704833984},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.46638181805610657},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.44855791330337524},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.4384108781814575},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43410399556159973},{"id":"https://openalex.org/C33925742","wikidata":"https://www.wikidata.org/wiki/Q361698","display_name":"Page","level":2,"score":0.42093685269355774},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.41562342643737793},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4065437316894531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39494433999061584},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3404729962348938},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32997530698776245},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.26677751541137695},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.23724064230918884},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.196597158908844},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1859593391418457},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.18318015336990356},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.18124735355377197},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1591436266899109},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.1415214240550995},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.10401207208633423},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-030-93571-9_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-93571-9_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-05655292v1","is_oa":true,"landing_page_url":"https://ifip.hal.science/hal-05655292","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"18th IFIP International Conference on Network and Parallel Computing (NPC), Nov 2021, Paris, France. pp.118-130, ⟨10.1007/978-3-030-93571-9_10⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-05655292v1","is_oa":true,"landing_page_url":"https://ifip.hal.science/hal-05655292","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"18th IFIP International Conference on Network and Parallel Computing (NPC), Nov 2021, Paris, France. pp.118-130, ⟨10.1007/978-3-030-93571-9_10⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W3706390","https://openalex.org/W126185026","https://openalex.org/W2006383716","https://openalex.org/W2030012828","https://openalex.org/W2068844250","https://openalex.org/W2147539449","https://openalex.org/W2153044544","https://openalex.org/W2163772659","https://openalex.org/W2169863928","https://openalex.org/W2295141246","https://openalex.org/W2740600994","https://openalex.org/W2978493940","https://openalex.org/W2986087734","https://openalex.org/W3118593029","https://openalex.org/W3162728850","https://openalex.org/W3175090693"],"related_works":["https://openalex.org/W2070884996","https://openalex.org/W2155379745","https://openalex.org/W4232443537","https://openalex.org/W2943171796","https://openalex.org/W2034859281","https://openalex.org/W4237698627","https://openalex.org/W217114448","https://openalex.org/W4232572219","https://openalex.org/W3198965545","https://openalex.org/W4205452302"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}