{"id":"https://openalex.org/W4239164476","doi":"https://doi.org/10.1007/978-3-030-53273-4_14","title":"A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors","display_name":"A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W4239164476","doi":"https://doi.org/10.1007/978-3-030-53273-4_14"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-030-53273-4_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-53273-4_14","pdf_url":null,"source":{"id":"https://openalex.org/S4210185096","display_name":"IFIP advances in information and communication technology","issn_l":"1868-422X","issn":["1868-422X","1868-4238"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP Advances in Information and Communication Technology","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/hal-03476610/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054205742","display_name":"Patsy Cadareanu","orcid":"https://orcid.org/0000-0002-9486-5683"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Patsy Cadareanu","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006420890","display_name":"Ganesh Gore","orcid":"https://orcid.org/0000-0002-0310-197X"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ganesh Gore","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055536889","display_name":"Edouard Giacomin","orcid":"https://orcid.org/0000-0002-5415-1870"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edouard Giacomin","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA","University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5054205742"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6288317441940308},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5931338667869568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5757417678833008},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5471084713935852},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4876664876937866},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46655625104904175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4640260338783264},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42476382851600647},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4232664406299591},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3495873808860779},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31142565608024597},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31114473938941956},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27645814418792725}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6288317441940308},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5931338667869568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5757417678833008},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5471084713935852},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4876664876937866},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46655625104904175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4640260338783264},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42476382851600647},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4232664406299591},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3495873808860779},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31142565608024597},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31114473938941956},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27645814418792725}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-030-53273-4_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-53273-4_14","pdf_url":null,"source":{"id":"https://openalex.org/S4210185096","display_name":"IFIP advances in information and communication technology","issn_l":"1868-422X","issn":["1868-422X","1868-4238"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP Advances in Information and Communication Technology","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-03476610v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-03476610","pdf_url":"https://inria.hal.science/hal-03476610/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"27th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2019, Cusco, Peru. pp.307-322, ⟨10.1007/978-3-030-53273-4_14⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03476610v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-03476610","pdf_url":"https://inria.hal.science/hal-03476610/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"27th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2019, Cusco, Peru. pp.307-322, ⟨10.1007/978-3-030-53273-4_14⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4239164476.pdf","grobid_xml":"https://content.openalex.org/works/W4239164476.grobid-xml"},"referenced_works_count":34,"referenced_works":["https://openalex.org/W1549870384","https://openalex.org/W1587386427","https://openalex.org/W1970715657","https://openalex.org/W1982177489","https://openalex.org/W2000992449","https://openalex.org/W2014172543","https://openalex.org/W2054095206","https://openalex.org/W2055215434","https://openalex.org/W2066949876","https://openalex.org/W2092333682","https://openalex.org/W2105808347","https://openalex.org/W2112562688","https://openalex.org/W2115795789","https://openalex.org/W2117379410","https://openalex.org/W2120000030","https://openalex.org/W2156916628","https://openalex.org/W2166127884","https://openalex.org/W2168096959","https://openalex.org/W2171608851","https://openalex.org/W2322754293","https://openalex.org/W2346205343","https://openalex.org/W2346682451","https://openalex.org/W2412411331","https://openalex.org/W2759368326","https://openalex.org/W2797274658","https://openalex.org/W2809707654","https://openalex.org/W2900265717","https://openalex.org/W2901679026","https://openalex.org/W2906629987","https://openalex.org/W2911566419","https://openalex.org/W2919795525","https://openalex.org/W2994290403","https://openalex.org/W3023413219","https://openalex.org/W4254569978"],"related_works":["https://openalex.org/W2559769120","https://openalex.org/W2617564485","https://openalex.org/W4321449671","https://openalex.org/W2308335786","https://openalex.org/W2086855029","https://openalex.org/W2787635923","https://openalex.org/W2580446878","https://openalex.org/W2187118498","https://openalex.org/W3208050235","https://openalex.org/W2060067973"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}