{"id":"https://openalex.org/W3047942460","doi":"https://doi.org/10.1007/978-3-030-51965-0_9","title":"FPGA Based Transient Fault Generate and Fault Tolerant for Asynchronous and Synchronous Circuits","display_name":"FPGA Based Transient Fault Generate and Fault Tolerant for Asynchronous and Synchronous Circuits","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3047942460","doi":"https://doi.org/10.1007/978-3-030-51965-0_9","mag":"3047942460"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-030-51965-0_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-51965-0_9","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107600614","display_name":"Yogesh Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I8977528","display_name":"Dr. Hari Singh Gour University","ror":"https://ror.org/01xapxe37","country_code":"IN","type":"education","lineage":["https://openalex.org/I8977528"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Y. N. Sharath Kumar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Dayananda Sagar College of Engineering, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Dayananda Sagar College of Engineering, Bengaluru, India","institution_ids":["https://openalex.org/I8977528"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027747084","display_name":"P Dinesha","orcid":null},"institutions":[{"id":"https://openalex.org/I8977528","display_name":"Dr. Hari Singh Gour University","ror":"https://ror.org/01xapxe37","country_code":"IN","type":"education","lineage":["https://openalex.org/I8977528"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Dinesha","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Dayananda Sagar College of Engineering, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Dayananda Sagar College of Engineering, Bengaluru, India","institution_ids":["https://openalex.org/I8977528"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5107600614"],"corresponding_institution_ids":["https://openalex.org/I8977528"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17208592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7093930244445801},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6481658220291138},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.586025059223175},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5657439827919006},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5588563084602356},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5477808713912964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5315145254135132},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5121905207633972},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4612272083759308},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.44824016094207764},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.42952844500541687},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42449167370796204},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.41193562746047974},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.347056120634079},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3460877239704132},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34119313955307007},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20369017124176025},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16572070121765137},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.09048500657081604},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.08733117580413818},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08055469393730164}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7093930244445801},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6481658220291138},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.586025059223175},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5657439827919006},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5588563084602356},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5477808713912964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5315145254135132},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5121905207633972},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4612272083759308},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.44824016094207764},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.42952844500541687},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42449167370796204},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.41193562746047974},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.347056120634079},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3460877239704132},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34119313955307007},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20369017124176025},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16572070121765137},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.09048500657081604},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.08733117580413818},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08055469393730164},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-030-51965-0_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-51965-0_9","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2007317191","https://openalex.org/W2047951735","https://openalex.org/W2071454715","https://openalex.org/W2081790491","https://openalex.org/W2102002908","https://openalex.org/W2121043529","https://openalex.org/W2122123384","https://openalex.org/W2128620504","https://openalex.org/W2134887864","https://openalex.org/W2141786901","https://openalex.org/W2152406824","https://openalex.org/W2528023701","https://openalex.org/W2535798276","https://openalex.org/W2550010475","https://openalex.org/W2570116591","https://openalex.org/W2611289498","https://openalex.org/W2808062888","https://openalex.org/W2913593260","https://openalex.org/W4232640795","https://openalex.org/W4239802325","https://openalex.org/W4249712982"],"related_works":["https://openalex.org/W2069145203","https://openalex.org/W2085176210","https://openalex.org/W1702800398","https://openalex.org/W2106889348","https://openalex.org/W2083793411","https://openalex.org/W2135500595","https://openalex.org/W2543766998","https://openalex.org/W573124066","https://openalex.org/W1969171031","https://openalex.org/W1592424226"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}