{"id":"https://openalex.org/W3046954335","doi":"https://doi.org/10.1007/978-3-030-49339-4_10","title":"Review and Implementation of 1-Bit Adder in CMOS and Hybrid Structures","display_name":"Review and Implementation of 1-Bit Adder in CMOS and Hybrid Structures","publication_year":2020,"publication_date":"2020-08-05","ids":{"openalex":"https://openalex.org/W3046954335","doi":"https://doi.org/10.1007/978-3-030-49339-4_10","mag":"3046954335"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-030-49339-4_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-49339-4_10","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018225256","display_name":"Bhaskara Rao Doddi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139271","display_name":"GIET University","ror":"https://ror.org/051f2wp73","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210139271"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Bhaskara Rao Doddi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, GIET University, Gunupur, 765022, Odisha, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, GIET University, Gunupur, 765022, Odisha, India","institution_ids":["https://openalex.org/I4210139271"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004659290","display_name":"V. Leela Rani","orcid":"https://orcid.org/0000-0003-2154-9601"},"institutions":[{"id":"https://openalex.org/I4210156205","display_name":"Indian Institute of Management Visakhapatnam","ror":"https://ror.org/05v3hkt95","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210156205"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Leela Rani","raw_affiliation_strings":["Department of Electronics and Communication Engineering, GVP College of Engineering (Autonomous), Visakhapatnam, 530048, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, GVP College of Engineering (Autonomous), Visakhapatnam, 530048, India","institution_ids":["https://openalex.org/I4210156205"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018225256"],"corresponding_institution_ids":["https://openalex.org/I4210139271"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16733169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.9558179378509521},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9407168626785278},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6620283126831055},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.642120897769928},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6226717829704285},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5631489753723145},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5157199501991272},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.49100401997566223},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4820424020290375},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4739679992198944},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4386489987373352},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43121880292892456},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3228207230567932},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.20094341039657593},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1967582106590271},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17820757627487183},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1729505956172943},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1627405881881714},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09398898482322693}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.9558179378509521},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9407168626785278},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6620283126831055},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.642120897769928},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6226717829704285},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5631489753723145},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5157199501991272},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.49100401997566223},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4820424020290375},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4739679992198944},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4386489987373352},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43121880292892456},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3228207230567932},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.20094341039657593},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1967582106590271},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17820757627487183},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1729505956172943},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1627405881881714},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09398898482322693},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-030-49339-4_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-49339-4_10","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W866528690","https://openalex.org/W1863387014","https://openalex.org/W1882507454","https://openalex.org/W1882870471","https://openalex.org/W2006097283","https://openalex.org/W2046103068","https://openalex.org/W2131107384","https://openalex.org/W2157555699","https://openalex.org/W2159229333","https://openalex.org/W2803057706","https://openalex.org/W3174540764"],"related_works":["https://openalex.org/W2182262892","https://openalex.org/W2528642809","https://openalex.org/W2567588322","https://openalex.org/W3093482235","https://openalex.org/W2096984268","https://openalex.org/W2007043968","https://openalex.org/W2464623717","https://openalex.org/W1913026194","https://openalex.org/W4388937698","https://openalex.org/W4205386189"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}