{"id":"https://openalex.org/W2960456644","doi":"https://doi.org/10.1007/978-3-030-23162-0_35","title":"Design of Energy Efficient ALU Using Clock Gating for a Sensor Node","display_name":"Design of Energy Efficient ALU Using Clock Gating for a Sensor Node","publication_year":2019,"publication_date":"2019-07-10","ids":{"openalex":"https://openalex.org/W2960456644","doi":"https://doi.org/10.1007/978-3-030-23162-0_35","mag":"2960456644"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-030-23162-0_35","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-23162-0_35","pdf_url":null,"source":{"id":"https://openalex.org/S4210169156","display_name":"Lecture notes in networks and systems","issn_l":"2367-3370","issn":["2367-3370","2367-3389"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Networks and Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026268916","display_name":"Medha Sharath","orcid":"https://orcid.org/0000-0002-5151-1615"},"institutions":[{"id":"https://openalex.org/I876098953","display_name":"Bangalore Medical College and Research Institute","ror":"https://ror.org/05qmk4a18","country_code":"IN","type":"education","lineage":["https://openalex.org/I286135121","https://openalex.org/I876098953"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"M. Sharath","raw_affiliation_strings":["B.M.S College of Engineering, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"B.M.S College of Engineering, Bengaluru, India","institution_ids":["https://openalex.org/I876098953"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038142256","display_name":"G. Poornima","orcid":null},"institutions":[{"id":"https://openalex.org/I876098953","display_name":"Bangalore Medical College and Research Institute","ror":"https://ror.org/05qmk4a18","country_code":"IN","type":"education","lineage":["https://openalex.org/I286135121","https://openalex.org/I876098953"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. Poornima","raw_affiliation_strings":["B.M.S College of Engineering, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"B.M.S College of Engineering, Bengaluru, India","institution_ids":["https://openalex.org/I876098953"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026268916"],"corresponding_institution_ids":["https://openalex.org/I876098953"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14536414,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"390","last_page":"399"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9386265277862549},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6841098666191101},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6147470474243164},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5883205533027649},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5382241010665894},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5350602269172668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4903106987476349},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.459847092628479},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4373418986797333},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4292982816696167},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4284905195236206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42583584785461426},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41126859188079834},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.40885496139526367},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36967432498931885},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3485139012336731},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3117537796497345},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2956944704055786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26148486137390137},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.18878158926963806},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15880417823791504},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.0952414870262146},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08193668723106384},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0759652853012085}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9386265277862549},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6841098666191101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6147470474243164},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5883205533027649},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5382241010665894},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5350602269172668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4903106987476349},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.459847092628479},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4373418986797333},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4292982816696167},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4284905195236206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42583584785461426},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41126859188079834},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.40885496139526367},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36967432498931885},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3485139012336731},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3117537796497345},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2956944704055786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26148486137390137},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.18878158926963806},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15880417823791504},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0952414870262146},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08193668723106384},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0759652853012085},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-030-23162-0_35","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-23162-0_35","pdf_url":null,"source":{"id":"https://openalex.org/S4210169156","display_name":"Lecture notes in networks and systems","issn_l":"2367-3370","issn":["2367-3370","2367-3389"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Networks and Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1581213578","https://openalex.org/W1972516642","https://openalex.org/W1987499675","https://openalex.org/W2016698662","https://openalex.org/W2035342163","https://openalex.org/W2076941902","https://openalex.org/W2123714662","https://openalex.org/W2149252784","https://openalex.org/W2150221649","https://openalex.org/W2160138842","https://openalex.org/W2532375706","https://openalex.org/W2540389204","https://openalex.org/W2546181228","https://openalex.org/W2592197284"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2474747038","https://openalex.org/W4313332229","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2137310043","https://openalex.org/W2803012234","https://openalex.org/W2557143395"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}