{"id":"https://openalex.org/W2942755875","doi":"https://doi.org/10.1007/978-3-030-16657-1_4","title":"A Novel Design and Implementation of 8-Bit and 16-Bit Hybrid ALU","display_name":"A Novel Design and Implementation of 8-Bit and 16-Bit Hybrid ALU","publication_year":2019,"publication_date":"2019-04-11","ids":{"openalex":"https://openalex.org/W2942755875","doi":"https://doi.org/10.1007/978-3-030-16657-1_4","mag":"2942755875"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-030-16657-1_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-16657-1_4","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029773345","display_name":"Suhas Shirol","orcid":"https://orcid.org/0000-0002-3996-542X"},"institutions":[{"id":"https://openalex.org/I3132975163","display_name":"KLE Technological University","ror":"https://ror.org/04yh52k23","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132975163"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Suhas B. Shirol","raw_affiliation_strings":["Department of Electronics and Communication Engineering, B V Bhoomaraddi College of Engineering and Technology, Hubballi, 580031, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, B V Bhoomaraddi College of Engineering and Technology, Hubballi, 580031, Karnataka, India","institution_ids":["https://openalex.org/I3132975163"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102815303","display_name":"S. Ramakrishna","orcid":null},"institutions":[{"id":"https://openalex.org/I3132975163","display_name":"KLE Technological University","ror":"https://ror.org/04yh52k23","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132975163"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Ramakrishna","raw_affiliation_strings":["Department of Electronics and Communication Engineering, B V Bhoomaraddi College of Engineering and Technology, Hubballi, 580031, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, B V Bhoomaraddi College of Engineering and Technology, Hubballi, 580031, Karnataka, India","institution_ids":["https://openalex.org/I3132975163"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041791175","display_name":"Rajashekar B. Shettar","orcid":"https://orcid.org/0000-0002-0240-1647"},"institutions":[{"id":"https://openalex.org/I3132975163","display_name":"KLE Technological University","ror":"https://ror.org/04yh52k23","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132975163"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajashekar B. Shettar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, B V Bhoomaraddi College of Engineering and Technology, Hubballi, 580031, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, B V Bhoomaraddi College of Engineering and Technology, Hubballi, 580031, Karnataka, India","institution_ids":["https://openalex.org/I3132975163"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5029773345"],"corresponding_institution_ids":["https://openalex.org/I3132975163"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.03226291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"32","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8041853904724121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7055829763412476},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6112911105155945},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5537002086639404},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5396549701690674},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4999067783355713},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4993007183074951},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4461619555950165},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43601080775260925},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42358842492103577},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.41645127534866333},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3975628614425659},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34880736470222473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2578679919242859},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23463931679725647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21850013732910156},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18526563048362732},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18368330597877502},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14522328972816467},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14187148213386536},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.13097679615020752}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8041853904724121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7055829763412476},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6112911105155945},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5537002086639404},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5396549701690674},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4999067783355713},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4993007183074951},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4461619555950165},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43601080775260925},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42358842492103577},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.41645127534866333},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3975628614425659},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34880736470222473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2578679919242859},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23463931679725647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21850013732910156},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18526563048362732},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18368330597877502},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14522328972816467},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14187148213386536},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13097679615020752},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-030-16657-1_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-030-16657-1_4","pdf_url":null,"source":{"id":"https://openalex.org/S2764905038","display_name":"Advances in intelligent systems and computing","issn_l":"2194-5357","issn":["2194-5357","2194-5365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Intelligent Systems and Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971467632","https://openalex.org/W2132196320","https://openalex.org/W2159558556","https://openalex.org/W2219128900","https://openalex.org/W2421359702","https://openalex.org/W2557882536","https://openalex.org/W2735748259","https://openalex.org/W2772383648","https://openalex.org/W2780469200","https://openalex.org/W2789419613","https://openalex.org/W2888905258","https://openalex.org/W2943241203"],"related_works":["https://openalex.org/W2213903980","https://openalex.org/W2333351870","https://openalex.org/W2514848073","https://openalex.org/W2182007062","https://openalex.org/W2395826134","https://openalex.org/W4237194903","https://openalex.org/W2106478129","https://openalex.org/W2141271969","https://openalex.org/W2791606710","https://openalex.org/W3190092001"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-08-04T08:18:43.703281","created_date":"2025-10-10T00:00:00"}