{"id":"https://openalex.org/W1804900236","doi":"https://doi.org/10.1007/978-1-4614-6859-2_42","title":"Mapping Decidable Signal Processing Graphs into FPGA Implementations","display_name":"Mapping Decidable Signal Processing Graphs into FPGA Implementations","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W1804900236","doi":"https://doi.org/10.1007/978-1-4614-6859-2_42","mag":"1804900236"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4614-6859-2_42","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4614-6859-2_42","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Roger Woods","raw_affiliation_strings":["ECIT Institute, Queen\u2019s University of Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, UK","ECIT Institute, Queen's University of Belfast, Queen's Road, Queen's Island, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"ECIT Institute, Queen\u2019s University of Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"ECIT Institute, Queen's University of Belfast, Queen's Road, Queen's Island, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043910265"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":1.134,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79248366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1377","last_page":"1399"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7400145530700684},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7244063019752502},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6594073176383972},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5169998407363892},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4886348843574524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4523783326148987},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.44082069396972656},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4002637267112732},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3495505452156067},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1730276644229889},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.07337495684623718}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7400145530700684},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7244063019752502},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6594073176383972},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5169998407363892},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4886348843574524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4523783326148987},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.44082069396972656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4002637267112732},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3495505452156067},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1730276644229889},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.07337495684623718}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-1-4614-6859-2_42","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4614-6859-2_42","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/10888736-7054-483a-89bd-30c14ee6aff2","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85026312208&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Woods , R 2013 , Mapping decidable signal processing graphs into FPGA implementations . in Handbook of Signal Processing Systems : Second Edition . Springer New York , pp. 1377-1399 . https://doi.org/10.1007/978-1-4614-6859-2_42","raw_type":"bookPart"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W12081373","https://openalex.org/W1480184758","https://openalex.org/W1501488688","https://openalex.org/W1536213452","https://openalex.org/W1590348499","https://openalex.org/W1915513928","https://openalex.org/W2094012379","https://openalex.org/W2095603848","https://openalex.org/W2111485030","https://openalex.org/W2146589686","https://openalex.org/W2160284536","https://openalex.org/W2165954676","https://openalex.org/W2329636909","https://openalex.org/W2953745258","https://openalex.org/W2995746888","https://openalex.org/W3143086285","https://openalex.org/W4302437260"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W4387951306","https://openalex.org/W2352374383","https://openalex.org/W1980880153","https://openalex.org/W4210376836","https://openalex.org/W2596211269","https://openalex.org/W197862639","https://openalex.org/W2360384790","https://openalex.org/W4232397253"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}