{"id":"https://openalex.org/W1603238397","doi":"https://doi.org/10.1007/978-1-4614-6859-2_22","title":"FPGA-Based DSP","display_name":"FPGA-Based DSP","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W1603238397","doi":"https://doi.org/10.1007/978-1-4614-6859-2_22","mag":"1603238397"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4614-6859-2_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4614-6859-2_22","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036512274","display_name":"John McAllister","orcid":"https://orcid.org/0000-0002-4017-115X"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"John McAllister","raw_affiliation_strings":["Institute of Electronics, Communications and Information Technology (ECIT), Queen\u2019s University Belfast, Belfast, UK","Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology (ECIT), Queen\u2019s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5036512274"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":3.2099,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.91770186,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"707","last_page":"739"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.82892906665802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7009933590888977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6700860261917114},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.591575562953949},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5854036808013916},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5813704133033752},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5163530111312866},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4850722849369049},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.47124582529067993},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4345020651817322},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42711901664733887},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.42095616459846497},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32410213351249695},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16267365217208862},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12904489040374756}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.82892906665802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7009933590888977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6700860261917114},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.591575562953949},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5854036808013916},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5813704133033752},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5163530111312866},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4850722849369049},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.47124582529067993},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4345020651817322},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42711901664733887},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.42095616459846497},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32410213351249695},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16267365217208862},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12904489040374756},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-1-4614-6859-2_22","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4614-6859-2_22","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/1eda2be0-cea6-4d91-a719-56c42a42e078","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/1eda2be0-cea6-4d91-a719-56c42a42e078","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"McAllister, J 2013, FPGA-Based DSP. in Handbook of Signal Processing Systems : Second Edition. Springer New York, pp. 707-739. https://doi.org/10.1007/978-1-4614-6859-2_22","raw_type":"info:eu-repo/semantics/bookPart"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W2114317","https://openalex.org/W119570465","https://openalex.org/W1493456587","https://openalex.org/W1501488688","https://openalex.org/W1597755753","https://openalex.org/W1598942241","https://openalex.org/W1915513928","https://openalex.org/W1974386461","https://openalex.org/W2015235901","https://openalex.org/W2016421926","https://openalex.org/W2024080903","https://openalex.org/W2031699358","https://openalex.org/W2038904603","https://openalex.org/W2042269206","https://openalex.org/W2058248689","https://openalex.org/W2095941979","https://openalex.org/W2099711608","https://openalex.org/W2100610200","https://openalex.org/W2108308693","https://openalex.org/W2111134965","https://openalex.org/W2120235301","https://openalex.org/W2132367502","https://openalex.org/W2134008116","https://openalex.org/W2138430352","https://openalex.org/W2141480229","https://openalex.org/W2145030665","https://openalex.org/W2146188244","https://openalex.org/W2148949838","https://openalex.org/W2151415616","https://openalex.org/W2156483123","https://openalex.org/W2162973524","https://openalex.org/W2165972424","https://openalex.org/W2166029537","https://openalex.org/W2167248210","https://openalex.org/W2167897136","https://openalex.org/W2168148808","https://openalex.org/W2168321554","https://openalex.org/W2168923801","https://openalex.org/W3141366627","https://openalex.org/W3144368627","https://openalex.org/W3147071116","https://openalex.org/W3147727939","https://openalex.org/W4230022678"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2998132311","https://openalex.org/W2113648965","https://openalex.org/W4200391368","https://openalex.org/W2155484023","https://openalex.org/W2388221044","https://openalex.org/W2619213283","https://openalex.org/W2984236338","https://openalex.org/W3117064361","https://openalex.org/W2057745131"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-15T09:29:46.208133","created_date":"2016-06-24T00:00:00"}