{"id":"https://openalex.org/W9440374","doi":"https://doi.org/10.1007/978-1-4614-6859-2_17","title":"Multicore Systems on Chip","display_name":"Multicore Systems on Chip","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W9440374","doi":"https://doi.org/10.1007/978-1-4614-6859-2_17","mag":"9440374"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4614-6859-2_17","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4614-6859-2_17","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Bento Gon\u00e7alves 9500, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Bento Gon\u00e7alves 9500, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057716015","display_name":"Mateus Beck Rutzig","orcid":"https://orcid.org/0000-0002-2836-2009"},"institutions":[{"id":"https://openalex.org/I33501960","display_name":"Universidade Federal de Santa Maria","ror":"https://ror.org/01b78mz79","country_code":"BR","type":"education","lineage":["https://openalex.org/I33501960"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mateus Beck Rutzig","raw_affiliation_strings":["Federal University of Santa Maria, Av. Roraima 1000, Santa Maria, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Santa Maria, Av. Roraima 1000, Santa Maria, Brazil","institution_ids":["https://openalex.org/I33501960"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062358729"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.9171,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72981366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"517","last_page":"551"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8074935674667358},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7999569773674011},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6261860132217407},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6062061786651611},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5913146734237671},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.523398220539093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5111797451972961},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4570879638195038},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.4324418306350708},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4130653142929077},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.41148748993873596},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3918267488479614},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3789556622505188},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.327564537525177},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1841036081314087},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14857423305511475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8074935674667358},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7999569773674011},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6261860132217407},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6062061786651611},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5913146734237671},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.523398220539093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5111797451972961},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4570879638195038},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.4324418306350708},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4130653142929077},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.41148748993873596},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3918267488479614},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3789556622505188},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.327564537525177},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1841036081314087},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14857423305511475}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4614-6859-2_17","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4614-6859-2_17","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1787688802","https://openalex.org/W1988888548","https://openalex.org/W2022740893","https://openalex.org/W2027255480","https://openalex.org/W2080780071","https://openalex.org/W2088943630","https://openalex.org/W2099714261","https://openalex.org/W2102532014","https://openalex.org/W2114640350","https://openalex.org/W2125357468","https://openalex.org/W2127039903","https://openalex.org/W2129192659","https://openalex.org/W2132536544","https://openalex.org/W2147203379","https://openalex.org/W2155503253","https://openalex.org/W2158795061","https://openalex.org/W2164614983","https://openalex.org/W2169150396","https://openalex.org/W2611703827","https://openalex.org/W4242412923","https://openalex.org/W4253372687"],"related_works":["https://openalex.org/W2526302199","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W2114421447"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}