{"id":"https://openalex.org/W4241396798","doi":"https://doi.org/10.1007/978-1-4419-6345-1_35","title":"Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip","display_name":"Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W4241396798","doi":"https://doi.org/10.1007/978-1-4419-6345-1_35"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4419-6345-1_35","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-6345-1_35","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072639768","display_name":"Iuliana Bacivarov","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Iuliana Bacivarov","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078719693","display_name":"Wolfgang Haid","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Wolfgang Haid","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100768452","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0003-0359-7810"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Kai Huang","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060999697","display_name":"Lothar Thiele","orcid":"https://orcid.org/0000-0001-6139-868X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lothar Thiele","raw_affiliation_strings":["Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072639768"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":2.2278,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.871574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1007","last_page":"1040"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7316495776176453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7301921844482422},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6672580242156982},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5980260968208313},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.5941930413246155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4962523579597473},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4556151330471039},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.442468523979187},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.40430739521980286},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14623364806175232},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10959917306900024}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7316495776176453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7301921844482422},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6672580242156982},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5980260968208313},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.5941930413246155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4962523579597473},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4556151330471039},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.442468523979187},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.40430739521980286},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14623364806175232},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10959917306900024}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4419-6345-1_35","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-6345-1_35","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Signal Processing Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W1485316235","https://openalex.org/W1584555100","https://openalex.org/W1970939331","https://openalex.org/W1974386461","https://openalex.org/W1981994545","https://openalex.org/W1997998060","https://openalex.org/W2011900848","https://openalex.org/W2020063395","https://openalex.org/W2031699358","https://openalex.org/W2061162975","https://openalex.org/W2064115172","https://openalex.org/W2076285066","https://openalex.org/W2077224773","https://openalex.org/W2081476507","https://openalex.org/W2097718262","https://openalex.org/W2101105147","https://openalex.org/W2101508170","https://openalex.org/W2102815588","https://openalex.org/W2106334424","https://openalex.org/W2108662993","https://openalex.org/W2109911646","https://openalex.org/W2113301111","https://openalex.org/W2113488668","https://openalex.org/W2114194010","https://openalex.org/W2118824103","https://openalex.org/W2119699246","https://openalex.org/W2119856332","https://openalex.org/W2120452217","https://openalex.org/W2121817468","https://openalex.org/W2124262702","https://openalex.org/W2126605998","https://openalex.org/W2127318527","https://openalex.org/W2127335869","https://openalex.org/W2130484824","https://openalex.org/W2131793732","https://openalex.org/W2132457452","https://openalex.org/W2140196014","https://openalex.org/W2140837302","https://openalex.org/W2141480229","https://openalex.org/W2149779513","https://openalex.org/W2150408604","https://openalex.org/W2155303087","https://openalex.org/W2158791769","https://openalex.org/W2161451780","https://openalex.org/W2163081314","https://openalex.org/W2164945245","https://openalex.org/W2169687938","https://openalex.org/W2170077922","https://openalex.org/W3142840155","https://openalex.org/W3148199978","https://openalex.org/W3196183927","https://openalex.org/W4235344346","https://openalex.org/W4247726752","https://openalex.org/W4247871352","https://openalex.org/W4249472430"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W4297990507","https://openalex.org/W2560375935","https://openalex.org/W2002682434","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}