{"id":"https://openalex.org/W1583650610","doi":"https://doi.org/10.1007/978-1-4419-0263-4_7","title":"Throughput-Oriented Multicore Processors","display_name":"Throughput-Oriented Multicore Processors","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W1583650610","doi":"https://doi.org/10.1007/978-1-4419-0263-4_7","mag":"1583650610"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4419-0263-4_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-0263-4_7","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integrated Circuits and Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017565803","display_name":"James Laudon","orcid":"https://orcid.org/0000-0003-1061-1780"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James Laudon","raw_affiliation_strings":["Google, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Google, Madison, WI, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017665090","display_name":"Robert Golla","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Golla","raw_affiliation_strings":["Sun Microsystems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Austin, TX, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111943660","display_name":"Greg Grohoski","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Grohoski","raw_affiliation_strings":["Sun Microsystems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Austin, TX, USA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017565803"],"corresponding_institution_ids":["https://openalex.org/I1291425158"],"apc_list":null,"apc_paid":null,"fwci":0.8264,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75336323,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"205","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.8055909872055054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6559216976165771},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6089340448379517},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5501101016998291},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44652819633483887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3264404237270355},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3213402032852173}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.8055909872055054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6559216976165771},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6089340448379517},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5501101016998291},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44652819633483887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3264404237270355},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3213402032852173},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4419-0263-4_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-0263-4_7","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integrated Circuits and Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1972066413","https://openalex.org/W1979352334","https://openalex.org/W2016622853","https://openalex.org/W2022740893","https://openalex.org/W2027781879","https://openalex.org/W2032064326","https://openalex.org/W2101181484","https://openalex.org/W2103206828","https://openalex.org/W2111880608","https://openalex.org/W2114421447","https://openalex.org/W2116020886","https://openalex.org/W2120230074","https://openalex.org/W2138149927","https://openalex.org/W2141425839","https://openalex.org/W2159449877","https://openalex.org/W2163629952","https://openalex.org/W2168300787","https://openalex.org/W2178304631","https://openalex.org/W2440886474","https://openalex.org/W2913446311","https://openalex.org/W2916411819","https://openalex.org/W3216264835","https://openalex.org/W4247908285","https://openalex.org/W4253518009","https://openalex.org/W4254064928"],"related_works":["https://openalex.org/W197049984","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2104702637","https://openalex.org/W2079303253","https://openalex.org/W4248099758","https://openalex.org/W2794027470"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}