{"id":"https://openalex.org/W1624128760","doi":"https://doi.org/10.1007/978-1-4419-0263-4_5","title":"Optimizing Memory Transactions for Multicore Systems","display_name":"Optimizing Memory Transactions for Multicore Systems","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W1624128760","doi":"https://doi.org/10.1007/978-1-4419-0263-4_5","mag":"1624128760"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4419-0263-4_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-0263-4_5","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integrated Circuits and Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ali-Reza Adl-Tabatabai","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042148531","display_name":"Christos Kozyrakis","orcid":"https://orcid.org/0000-0002-3154-7530"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christos Kozyrakis","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111871445","display_name":"Bratin Saha","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bratin Saha","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007158460"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.14685927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8608894348144531},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8470157384872437},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.7694491147994995},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6406349539756775},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5148496031761169},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5009574890136719},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48832032084465027},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43867552280426025},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4328044652938843},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.4181434214115143},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.41525936126708984},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3900909721851349},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3379465341567993},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20840555429458618},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.11187520623207092}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8608894348144531},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8470157384872437},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.7694491147994995},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6406349539756775},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5148496031761169},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5009574890136719},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48832032084465027},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43867552280426025},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4328044652938843},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.4181434214115143},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.41525936126708984},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3900909721851349},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3379465341567993},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20840555429458618},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.11187520623207092},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4419-0263-4_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-0263-4_5","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integrated Circuits and Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1542975293","https://openalex.org/W1963520590","https://openalex.org/W1986913310","https://openalex.org/W1988800505","https://openalex.org/W2014665656","https://openalex.org/W2032204694","https://openalex.org/W2036719919","https://openalex.org/W2055100610","https://openalex.org/W2076149580","https://openalex.org/W2079854797","https://openalex.org/W2086512828","https://openalex.org/W2094222793","https://openalex.org/W2099661831","https://openalex.org/W2105055683","https://openalex.org/W2107150212","https://openalex.org/W2108204150","https://openalex.org/W2111271503","https://openalex.org/W2113751407","https://openalex.org/W2116145395","https://openalex.org/W2119653453","https://openalex.org/W2122002361","https://openalex.org/W2123608497","https://openalex.org/W2123845384","https://openalex.org/W2125445874","https://openalex.org/W2126501440","https://openalex.org/W2129990308","https://openalex.org/W2132484060","https://openalex.org/W2135430119","https://openalex.org/W2135742761","https://openalex.org/W2137797833","https://openalex.org/W2141222493","https://openalex.org/W2149473197","https://openalex.org/W2151694407","https://openalex.org/W2152491655","https://openalex.org/W2153099072","https://openalex.org/W2163654949","https://openalex.org/W2164579444","https://openalex.org/W2168163009","https://openalex.org/W2169000705","https://openalex.org/W2170840630","https://openalex.org/W2172064476","https://openalex.org/W2341588134","https://openalex.org/W4213423413","https://openalex.org/W4230702135","https://openalex.org/W4238982306","https://openalex.org/W4242949098","https://openalex.org/W4244583165","https://openalex.org/W4285719527","https://openalex.org/W6658426443","https://openalex.org/W6681975522"],"related_works":["https://openalex.org/W2088444093","https://openalex.org/W133473147","https://openalex.org/W924353067","https://openalex.org/W2152491655","https://openalex.org/W2076409732","https://openalex.org/W4252722439","https://openalex.org/W2992926879","https://openalex.org/W1144911151","https://openalex.org/W120707803","https://openalex.org/W2104221844"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-08-04T08:18:43.703281","created_date":"2025-10-10T00:00:00"}