{"id":"https://openalex.org/W1608459562","doi":"https://doi.org/10.1007/978-1-4020-8739-4_84","title":"ASM++ diagrams used on teaching electronic design","display_name":"ASM++ diagrams used on teaching electronic design","publication_year":2008,"publication_date":"2008-08-19","ids":{"openalex":"https://openalex.org/W1608459562","doi":"https://doi.org/10.1007/978-1-4020-8739-4_84","mag":"1608459562"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4020-8739-4_84","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4020-8739-4_84","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Innovative Techniques in Instruction Technology, E-learning, E-assessment, and Education","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"S. de Pablo","orcid":null},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"S. de Pablo","raw_affiliation_strings":["Department of Electronics Technology, University of Valladolid, Valladolid","University of Valladolid"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Technology, University of Valladolid, Valladolid","institution_ids":["https://openalex.org/I108103353"]},{"raw_affiliation_string":"University of Valladolid","institution_ids":["https://openalex.org/I108103353"]}]},{"author_position":"middle","author":{"id":null,"display_name":"S. C\u00e1ceres","orcid":null},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. C\u00e1ceres","raw_affiliation_strings":["Department of Electronics Technology, University of Valladolid, Valladolid","University of Valladolid"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Technology, University of Valladolid, Valladolid","institution_ids":["https://openalex.org/I108103353"]},{"raw_affiliation_string":"University of Valladolid","institution_ids":["https://openalex.org/I108103353"]}]},{"author_position":"middle","author":{"id":null,"display_name":"J.A. Cebri\u00e1n","orcid":null},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.A. Cebri\u00e1n","raw_affiliation_strings":["Department of Electronics Technology, University of Valladolid, Valladolid","University of Valladolid"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Technology, University of Valladolid, Valladolid","institution_ids":["https://openalex.org/I108103353"]},{"raw_affiliation_string":"University of Valladolid","institution_ids":["https://openalex.org/I108103353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113665625","display_name":"Manuel Berrocal","orcid":null},"institutions":[{"id":"https://openalex.org/I882437043","display_name":"AGCO (Netherlands)","ror":"https://ror.org/021wep716","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210126500","https://openalex.org/I882437043"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M. Berrocal","raw_affiliation_strings":["eZono AG, Jena, Germany","eZono AG"],"affiliations":[{"raw_affiliation_string":"eZono AG, Jena, Germany","institution_ids":[]},{"raw_affiliation_string":"eZono AG","institution_ids":["https://openalex.org/I882437043"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110160105","display_name":"Francisco Sanz","orcid":null},"institutions":[{"id":"https://openalex.org/I2801392616","display_name":"Universidad Europea Miguel de Cervantes","ror":"https://ror.org/02p350r61","country_code":"ES","type":"education","lineage":["https://openalex.org/I2801392616"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Sanz","raw_affiliation_strings":["\u201cMiguel de Cervantes\u201d, European University, Valladolid, Spain","European Univ"],"affiliations":[{"raw_affiliation_string":"\u201cMiguel de Cervantes\u201d, European University, Valladolid, Spain","institution_ids":["https://openalex.org/I2801392616"]},{"raw_affiliation_string":"European Univ","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I108103353"],"apc_list":null,"apc_paid":null,"fwci":2.9205,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.91179748,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"473","last_page":"478"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7427084445953369},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.7014904618263245},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6784559488296509},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6748235821723938},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6499024629592896},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.6229497790336609},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5472041368484497},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5433997511863708},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5075451135635376},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.47470322251319885},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.4661233425140381},{"id":"https://openalex.org/keywords/state-diagram","display_name":"State diagram","score":0.46095776557922363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4475996494293213},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4197942912578583},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.364558607339859},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3529212474822998},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.33726704120635986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2994874119758606},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23591026663780212},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.16215485334396362},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14231163263320923},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08647355437278748},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07323089241981506}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7427084445953369},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.7014904618263245},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6784559488296509},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6748235821723938},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6499024629592896},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.6229497790336609},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5472041368484497},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5433997511863708},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5075451135635376},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.47470322251319885},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.4661233425140381},{"id":"https://openalex.org/C16671368","wikidata":"https://www.wikidata.org/wiki/Q230885","display_name":"State diagram","level":3,"score":0.46095776557922363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4475996494293213},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4197942912578583},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.364558607339859},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3529212474822998},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33726704120635986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2994874119758606},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23591026663780212},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.16215485334396362},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14231163263320923},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08647355437278748},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07323089241981506},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4020-8739-4_84","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4020-8739-4_84","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Innovative Techniques in Instruction Technology, E-learning, E-assessment, and Education","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1506034564","https://openalex.org/W1841340372","https://openalex.org/W1842313047","https://openalex.org/W1945754632","https://openalex.org/W2049443371","https://openalex.org/W2096523254","https://openalex.org/W2097670457","https://openalex.org/W2099883996","https://openalex.org/W2112697022","https://openalex.org/W2131142053","https://openalex.org/W2131946149","https://openalex.org/W2138224432","https://openalex.org/W2149450302","https://openalex.org/W2172027756","https://openalex.org/W4232808664"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2111408175","https://openalex.org/W2622383884","https://openalex.org/W2393637001"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}