{"id":"https://openalex.org/W2100067493","doi":"https://doi.org/10.1007/978-0-387-74909-9_18","title":"Comparison of an \u00c6thereal Network on Chip and Traditional Interconnects - Two Case Studies","display_name":"Comparison of an \u00c6thereal Network on Chip and Traditional Interconnects - Two Case Studies","publication_year":2007,"publication_date":"2007-11-21","ids":{"openalex":"https://openalex.org/W2100067493","doi":"https://doi.org/10.1007/978-0-387-74909-9_18","mag":"2100067493"},"language":"en","primary_location":{"id":"doi:10.1007/978-0-387-74909-9_18","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-74909-9_18","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_18.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_18.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052269706","display_name":"Arno Moonen","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Arno Moonen","raw_affiliation_strings":["Eindhoven University of Technology, Netherlands","EINDHOVEN UNIVERSITY OF TECHNOLOGY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"EINDHOVEN UNIVERSITY OF TECHNOLOGY","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031137004","display_name":"Chris Bartels","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Chris Bartels","raw_affiliation_strings":["Eindhoven University of Technology, Netherlands","EINDHOVEN UNIVERSITY OF TECHNOLOGY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"EINDHOVEN UNIVERSITY OF TECHNOLOGY","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111443523","display_name":"Marco J.G. Bekooij","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Marco Bekooij","raw_affiliation_strings":["NXP Semiconductors, Netherlands","[NXP Semiconductors]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109557103","display_name":"Ren\u00e9 van den Berg","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ren\u00e9 Berg","raw_affiliation_strings":["[NXP Semiconductors]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"[NXP Semiconductors]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000554198","display_name":"Harpreet Bhullar","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Harpreet Bhullar","raw_affiliation_strings":["NXP Semiconductors, Netherlands","[NXP Semiconductors]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048502768","display_name":"Kees Goossens","orcid":"https://orcid.org/0000-0001-7536-4050"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kees Goossens","raw_affiliation_strings":["NXP Semiconductors, Netherlands","[NXP Semiconductors]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020251935","display_name":"Patrick Groeneveld","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Patrick Groeneveld","raw_affiliation_strings":["Eindhoven University of Technology, Netherlands","EINDHOVEN UNIVERSITY OF TECHNOLOGY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"EINDHOVEN UNIVERSITY OF TECHNOLOGY","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030551618","display_name":"Jos Huisken","orcid":"https://orcid.org/0000-0003-4692-2601"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jos Huisken","raw_affiliation_strings":["Silicon Hive, Netherlands","Silicon Hive"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Hive, Netherlands","institution_ids":[]},{"raw_affiliation_string":"Silicon Hive","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113657726","display_name":"J.L. van Meerbergen","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jef Meerbergen","raw_affiliation_strings":["EINDHOVEN UNIVERSITY OF TECHNOLOGY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EINDHOVEN UNIVERSITY OF TECHNOLOGY","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8322,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76145259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"317","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6636808514595032},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6472620964050293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6417403221130371},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6321812868118286},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6003196835517883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5693191289901733},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5651311874389648},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5380155444145203},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4978635311126709},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4706622362136841},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3525419533252716},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2679385542869568},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20854467153549194},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12616917490959167},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.12265852093696594},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08105751872062683}],"concepts":[{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6636808514595032},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6472620964050293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6417403221130371},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6321812868118286},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6003196835517883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5693191289901733},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5651311874389648},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5380155444145203},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4978635311126709},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4706622362136841},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3525419533252716},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2679385542869568},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20854467153549194},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12616917490959167},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.12265852093696594},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08105751872062683}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/978-0-387-74909-9_18","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-74909-9_18","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_18.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/0e177e61-b47e-40f0-b078-deee203e2019","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/0e177e61-b47e-40f0-b078-deee203e2019","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Moonen, A J M, Bartels, C L L, Bekooij, M J G, Berg, van den, R M J, Bhullar, H, Goossens, K G W, Groeneveld, P R, Huisken, J & Meerbergen, van, J 2008, Comparison of an \u00c6thereal network on chip and traditional interconnects: two case studies. in G De Micheli, S Mir & R Reis (eds), VLSI-SoC: research trends in VLSI and systems on chip : Fourteenth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2006), October 16 - 18, 2006, Nice, France. IFIP International Federation for Information Processing, vol. 249, Springer, Berlin, pp. 317-336. https://doi.org/10.1007/978-0-387-74909-9_18","raw_type":"info:eu-repo/semantics/bookPart"},{"id":"pmh:tue:oai:pure.tue.nl:publications/0e177e61-b47e-40f0-b078-deee203e2019","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/0e177e61-b47e-40f0-b078-deee203e2019","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI-SoC: research trends in VLSI and systems on chip : Fourteenth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2006), October 16 - 18, 2006, Nice, France, 317 - 336","raw_type":"info:eu-repo/semantics/bookpart"}],"best_oa_location":{"id":"doi:10.1007/978-0-387-74909-9_18","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-74909-9_18","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_18.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2100067493.pdf","grobid_xml":"https://content.openalex.org/works/W2100067493.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W168277161","https://openalex.org/W1502810593","https://openalex.org/W2102058700","https://openalex.org/W2120538858","https://openalex.org/W2128904268","https://openalex.org/W2133953582","https://openalex.org/W2136937390","https://openalex.org/W2148439886","https://openalex.org/W2151888078","https://openalex.org/W2168203451","https://openalex.org/W2171940713","https://openalex.org/W2172069877","https://openalex.org/W4245950598","https://openalex.org/W4253689356","https://openalex.org/W4254316298","https://openalex.org/W6675307505"],"related_works":["https://openalex.org/W2520291760","https://openalex.org/W2391376741","https://openalex.org/W1976459683","https://openalex.org/W2360310172","https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2540211551","https://openalex.org/W2754086592","https://openalex.org/W1969623596","https://openalex.org/W2144357574"],"abstract_inverted_index":{"The":[0],"growing":[1],"complexity":[2],"of":[3,11,91,100],"multiprocessor":[4],"systems":[5],"on":[6],"chip":[7],"make":[8],"the":[9,32,45,49,54,72,88,92,98,112,115],"integration":[10],"Intellectual":[12],"Property":[13],"(IP)":[14],"blocks":[15],"into":[16],"a":[17,20,26,38],"working":[18],"system":[19,55],"major":[21],"challenge.":[22],"Networks-on-Chip":[23],"(NoCs)":[24],"facilitate":[25],"modular":[27],"design":[28,117],"approach":[29],"which":[30,94],"addresses":[31],"hardware":[33],"challenges":[34,51],"in":[35,114],"designing":[36],"such":[37],"system.":[39],"Guaranteed":[40],"communication":[41],"services,":[42],"offered":[43],"by":[44,52,97],"\u00c6thereal":[46,77],"NoC,":[47,93],"address":[48],"software":[50],"making":[53],"more":[56],"robust":[57],"and":[58,70],"easier":[59],"to":[60],"design.":[61],"This":[62],"paper":[63],"describes":[64],"two":[65,83],"existing":[66],"bus-based":[67],"reference":[68],"designs":[69],"compares":[71],"original":[73],"interconnects":[74],"with":[75,105],"an":[76],"NoC.":[78],"We":[79],"show":[80,110],"through":[81],"these":[82],"case":[84],"study":[85],"implementations":[86],"that":[87,111],"area":[89],"cost":[90],"is":[95,103,118],"dominated":[96],"number":[99],"network":[101],"connections,":[102],"competitive":[104],"traditional":[106],"interconnects.":[107],"Furthermore,":[108],"we":[109],"latency":[113],"NoC-based":[116],"still":[119],"acceptable":[120],"for":[121],"our":[122],"application.":[123]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}