{"id":"https://openalex.org/W4206889092","doi":"https://doi.org/10.1007/978-0-387-74909-9_16","title":"CAT Platform for Analogue and Mixed-Signal Test Evaluation and Optimization","display_name":"CAT Platform for Analogue and Mixed-Signal Test Evaluation and Optimization","publication_year":2007,"publication_date":"2007-11-20","ids":{"openalex":"https://openalex.org/W4206889092","doi":"https://doi.org/10.1007/978-0-387-74909-9_16"},"language":"en","primary_location":{"id":"doi:10.1007/978-0-387-74909-9_16","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-74909-9_16","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_16.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_16.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079720434","display_name":"Ahc\u00e8ne Bounceur","orcid":"https://orcid.org/0000-0002-0043-7742"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ahc\u00e0ne Bounceur","raw_affiliation_strings":["TIMA Laboratory, Institut National Polytechnique de Grenoble, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Institut National Polytechnique de Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061963866","display_name":"Salvador Mir","orcid":"https://orcid.org/0000-0001-9911-8946"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Salvador Mir","raw_affiliation_strings":["TIMA Laboratory, Institut National Polytechnique de Grenoble, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Institut National Polytechnique de Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Luis Rolindez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Luis Rolindez","raw_affiliation_strings":["TIMA Laboratory, Institut National Polytechnique de Grenoble, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Institut National Polytechnique de Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041963235","display_name":"Emmanuel Simeu","orcid":"https://orcid.org/0000-0001-7649-3225"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emmanuel Simeu","raw_affiliation_strings":["TIMA Laboratory, Institut National Polytechnique de Grenoble, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Institut National Polytechnique de Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.41402214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"281","last_page":"300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.617244303226471},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5525432229042053},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5345767140388489},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.430361270904541},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14007890224456787},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11383676528930664},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.09007871150970459}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.617244303226471},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5525432229042053},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5345767140388489},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.430361270904541},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14007890224456787},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11383676528930664},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.09007871150970459},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1007/978-0-387-74909-9_16","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-74909-9_16","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_16.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-00142371v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00142371","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2006, pp.217-222","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:HAL:hal-00142372v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00142372","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"14th IFIP International Conference on Very Larage Scale Integration (VLSI-SoC'06), 2006, Nice, France. pp.320-325","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:HAL:hal-00202160v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00202160","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"G. De Micheli, S. Mir, R. Reis. VLSI-SoC: Research trends in VLSI and Systems on Chip, Springer, pp.280-300, 2007, IFIP International Federation for Information Processing","raw_type":"info:eu-repo/semantics/bookPart"},{"id":"pmh:oai:HAL:hal-00522000v1","is_oa":false,"landing_page_url":"https://hal.univ-brest.fr/hal-00522000","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI-SoC: Research trends in VLSI and Systems on Chip, G. De Micheli, S. Mir, R. Reis (Ed.), pp.280-300, 2007","raw_type":"info:eu-repo/semantics/bookPart"},{"id":"pmh:oai:HAL:hal-00522021v1","is_oa":false,"landing_page_url":"https://hal.univ-brest.fr/hal-00522021","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"14th IFIP International Conference on Very Larage Scale Integration (VLSI-SoC'06), May 2006, France. pp.0","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1007/978-0-387-74909-9_16","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-74909-9_16","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F978-0-387-74909-9_16.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4206889092.pdf","grobid_xml":"https://content.openalex.org/works/W4206889092.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1682774662","https://openalex.org/W1686846969","https://openalex.org/W2067979744","https://openalex.org/W2068571131","https://openalex.org/W2118859577","https://openalex.org/W2130243123","https://openalex.org/W2155221776","https://openalex.org/W2167896761","https://openalex.org/W2960676033","https://openalex.org/W3153172827","https://openalex.org/W4230078331","https://openalex.org/W4248451031"],"related_works":["https://openalex.org/W1646128378","https://openalex.org/W2359247100","https://openalex.org/W2876590830","https://openalex.org/W2130656936","https://openalex.org/W2159558705","https://openalex.org/W2131144449","https://openalex.org/W2086156109","https://openalex.org/W2359879230","https://openalex.org/W2005336149","https://openalex.org/W2166940391"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,81,90,101],"Computer-Aided-Test":[4],"platform":[5,71],"that":[6,95],"has":[7],"been":[8],"developed":[9],"for":[10,16,33,41,74,77,97],"the":[11,26,67,78,108],"evaluation":[12],"of":[13,44,69,80,118,121],"test":[14,36,39,75,105],"techniques":[15],"analogue":[17],"and":[18,38,48,124],"mixed-signal":[19],"circuits.":[20,45],"The":[21],"CAT":[22],"platform,":[23],"integrated":[24],"in":[25,116],"Cadence":[27],"Design":[28],"Framework":[29],"Environment,":[30],"includes":[31],"tools":[32],"fault":[34,49],"simulation,":[35],"generation":[37],"optimization":[40,76],"these":[42],"types":[43],"Fault":[46],"modeling":[47],"injection":[50],"are":[51,87,113],"simulator":[52],"independent,":[53],"which":[54],"makes":[55],"this":[56,65,70],"approach":[57],"flexible":[58],"with":[59],"respect":[60],"to":[61],"past":[62],"approaches.":[63],"In":[64],"paper,":[66],"use":[68],"is":[72],"illustrated":[73],"case":[79],"fully":[82],"differential":[83],"amplifier.":[84],"Test":[85],"limits":[86],"set":[88],"using":[89],"statistical":[91],"circuit":[92],"performance":[93],"analysis":[94],"accounts":[96],"process":[98],"deviations,":[99],"as":[100],"trade-off":[102],"between":[103],"estimated":[104],"metrics":[106],"at":[107],"design":[109],"stage.":[110],"Specification-based":[111],"tests":[112],"next":[114],"optimized":[115],"terms":[117],"their":[119],"capability":[120],"detecting":[122],"catastrophic":[123],"parametric":[125],"faults.":[126]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}