{"id":"https://openalex.org/W1522009072","doi":"https://doi.org/10.1007/978-0-387-73661-7_5","title":"Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits","display_name":"Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits","publication_year":2007,"publication_date":"2007-09-11","ids":{"openalex":"https://openalex.org/W1522009072","doi":"https://doi.org/10.1007/978-0-387-73661-7_5","mag":"1522009072"},"language":"en","primary_location":{"id":"doi:10.1007/978-0-387-73661-7_5","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-73661-7_5","pdf_url":"https://link.springer.com/content/pdf/10.1007/978-0-387-73661-7_5.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Proc","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://link.springer.com/content/pdf/10.1007/978-0-387-73661-7_5.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072622453","display_name":"Bertrand Folco","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Bertrand Folco","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055714035","display_name":"Vivian Br\u00e9gier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vivian Br\u00e9gier","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marc Renaudin","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072622453"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":4.3422,"has_fulltext":true,"cited_by_count":41,"citation_normalized_percentile":{"value":0.96066196,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7420370578765869},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7239123582839966},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7210958003997803},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6334476470947266},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.49572837352752686},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45981723070144653},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4437962770462036},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3786991834640503},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.373871386051178},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12478724122047424},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08495071530342102},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07041734457015991}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7420370578765869},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7239123582839966},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7210958003997803},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6334476470947266},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.49572837352752686},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45981723070144653},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4437962770462036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3786991834640503},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.373871386051178},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12478724122047424},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08495071530342102},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07041734457015991},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/978-0-387-73661-7_5","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-73661-7_5","pdf_url":"https://link.springer.com/content/pdf/10.1007/978-0-387-73661-7_5.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Proc","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-00101464v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00101464","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"15th IFIP Int. Conf. on Very Large Scale Integration Systems (VLSI-SoC'05), October 17-19, 2005, Perth, France. pp.146-151","raw_type":"Conference papers"},{"id":"pmh:oai:HAL:hal-00185940v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00185940","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reis, Ricardo; Osseiran, Adam; Pfleiderer, Hans-Joerg. VLSI-SOC: From Systems to Silicon, Springer, pp.55-69, Vol. 240, 2007, Collection :: IFIP International Federation for Information Processing, ⟨10.1007/978-0-387-73661-7_5⟩","raw_type":"Book sections"}],"best_oa_location":{"id":"doi:10.1007/978-0-387-73661-7_5","is_oa":true,"landing_page_url":"https://doi.org/10.1007/978-0-387-73661-7_5","pdf_url":"https://link.springer.com/content/pdf/10.1007/978-0-387-73661-7_5.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Proc","raw_type":"book-chapter"},"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1522009072.pdf","grobid_xml":"https://content.openalex.org/works/W1522009072.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W33571320","https://openalex.org/W186518415","https://openalex.org/W1596778355","https://openalex.org/W1831960163","https://openalex.org/W1865879713","https://openalex.org/W2084517978","https://openalex.org/W2095577464","https://openalex.org/W2106657463","https://openalex.org/W2114347552","https://openalex.org/W2115270812","https://openalex.org/W2123843747","https://openalex.org/W2134829921","https://openalex.org/W2155327371","https://openalex.org/W2158099759","https://openalex.org/W2427843410","https://openalex.org/W2534861759","https://openalex.org/W2762210817","https://openalex.org/W3140764919","https://openalex.org/W4237268544"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W2085028021","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W1993985975","https://openalex.org/W937897205","https://openalex.org/W2146990170","https://openalex.org/W2380707529"],"abstract_inverted_index":{"Quasi":[0],"delay":[1],"insensitive":[2],"circuits":[3,20,53,64],"are":[4],"functionally":[5],"independent":[6],"of":[7,80,91,94],"delays":[8],"in":[9],"gates":[10],"and":[11,32,42,60,119],"wires":[12],"(except":[13],"for":[14],"some":[15],"particular":[16],"wires).":[17],"Such":[18],"asynchronous":[19,81],"offer":[21],"high":[22,99],"robustness":[23],"but":[24],"do":[25],"not":[26],"perform":[27],"well":[28],"to":[29,40,51,115],"automatically":[30],"synthesize":[31,43],"optimize.":[33],"This":[34,86],"paper":[35],"presents":[36],"a":[37,73,78,89,105],"new":[38],"methodology":[39,118],"model":[41,49],"data":[44],"path":[45],"QDI":[46,63],"circuits.":[47],"The":[48],"used":[50,111],"represent":[52],"is":[54,69,88,110],"based":[55],"on":[56],"Multi-valued":[57],"Decision":[58],"Diagrams":[59],"allows":[61],"obtaining":[62],"with":[65,77],"two-input":[66],"gates.":[67],"Optimization":[68],"achieved":[70],"by":[71],"applying":[72],"technology":[74],"mapping":[75],"algorithm":[76],"library":[79],"standard":[82],"cells":[83],"called":[84],"TAL.":[85],"work":[87],"part":[90],"the":[92,103,117,121],"back-end":[93],"our":[95],"synthesis":[96],"flow":[97],"from":[98],"level":[100],"language.":[101],"Throughout":[102],"paper,":[104],"digit-slice":[106],"radix":[107],"4":[108],"ALU":[109],"as":[112],"an":[113],"example":[114],"illustrate":[116],"show":[120],"results.":[122]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}