{"id":"https://openalex.org/W1576395609","doi":"https://doi.org/10.1007/978-0-387-73661-7_13","title":"Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping","display_name":"Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping","publication_year":2007,"publication_date":"2007-09-11","ids":{"openalex":"https://openalex.org/W1576395609","doi":"https://doi.org/10.1007/978-0-387-73661-7_13","mag":"1576395609"},"language":"en","primary_location":{"id":"doi:10.1007/978-0-387-73661-7_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-0-387-73661-7_13","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Proc","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072606010","display_name":"J. Quartana","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"J\u00e9r\u00f4me Quartana","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marc Renaudin","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Computer Architecture Laboratory (TIMA), 46 Avenue Felix Viallet, 38030, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072606010"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":1.2486,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80705581,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"195","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7845472097396851},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6584663987159729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6482447981834412},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5813520550727844},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5626564621925354},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5251761674880981},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5192151665687561},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.47386693954467773},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4728700816631317},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.4597627520561218},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4573076069355011},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4484184980392456},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.44531869888305664},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4364895224571228},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4307119846343994},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.163117915391922},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11259552836418152},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09732481837272644},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08508247137069702},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0774897038936615}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7845472097396851},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6584663987159729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6482447981834412},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5813520550727844},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5626564621925354},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5251761674880981},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5192151665687561},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.47386693954467773},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4728700816631317},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.4597627520561218},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4573076069355011},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4484184980392456},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.44531869888305664},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4364895224571228},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4307119846343994},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.163117915391922},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11259552836418152},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09732481837272644},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08508247137069702},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0774897038936615},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-0-387-73661-7_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-0-387-73661-7_13","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Proc","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-00192008v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00192008","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI-SOC: From Systems to Chips, (selected contributions from VLSI-SoC 2005), Springer, pp.195-207, 2007, IFIP International Federation for Information Processing, ⟨10.1007/978-0-387-73661-7_13⟩","raw_type":"Book sections"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W27747167","https://openalex.org/W1514480347","https://openalex.org/W1515165357","https://openalex.org/W1765538419","https://openalex.org/W1865879713","https://openalex.org/W1942342255","https://openalex.org/W1996910939","https://openalex.org/W2031273683","https://openalex.org/W2034328163","https://openalex.org/W2049887400","https://openalex.org/W2058336304","https://openalex.org/W2084517978","https://openalex.org/W2099034654","https://openalex.org/W2108367269","https://openalex.org/W2111927499","https://openalex.org/W2114453311","https://openalex.org/W2127999738","https://openalex.org/W2128087858","https://openalex.org/W2129981070","https://openalex.org/W2131675349","https://openalex.org/W2138921574","https://openalex.org/W2156114874","https://openalex.org/W2165411169","https://openalex.org/W2165766091","https://openalex.org/W2296054660","https://openalex.org/W6600379119"],"related_works":["https://openalex.org/W2576538540","https://openalex.org/W1757304091","https://openalex.org/W2152379259","https://openalex.org/W2226270586","https://openalex.org/W2099993311","https://openalex.org/W2818116514","https://openalex.org/W2785719377","https://openalex.org/W2267311386","https://openalex.org/W2122502560","https://openalex.org/W2904125685"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}