{"id":"https://openalex.org/W162536958","doi":"https://doi.org/10.1007/978-0-387-68739-1_5","title":"Capo: Congestion-Driven Placement for Standard-cell and RTL Netlists with Incremental Capability","display_name":"Capo: Congestion-Driven Placement for Standard-cell and RTL Netlists with Incremental Capability","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W162536958","doi":"https://doi.org/10.1007/978-0-387-68739-1_5","mag":"162536958"},"language":"en","primary_location":{"id":"doi:10.1007/978-0-387-68739-1_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-0-387-68739-1_5","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Series on Integrated Circuits and Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110108098","display_name":"Jarrod A. Roy","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jarrod A. Roy","raw_affiliation_strings":["Department of EECS, The University of Michigan, 2260 Hayward Ave., 48109-2121, Ann Arbor, MI, Germany"],"affiliations":[{"raw_affiliation_string":"Department of EECS, The University of Michigan, 2260 Hayward Ave., 48109-2121, Ann Arbor, MI, Germany","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067863557","display_name":"David Papa","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David A. Papa","raw_affiliation_strings":["Department of EECS, The University of Michigan, 2260 Hayward Ave., 48109-2121, Ann Arbor, MI, Germany"],"affiliations":[{"raw_affiliation_string":"Department of EECS, The University of Michigan, 2260 Hayward Ave., 48109-2121, Ann Arbor, MI, Germany","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor L. Markov","raw_affiliation_strings":["Department of EECS, The University of Michigan, 2260 Hayward Ave., 48109-2121, Ann Arbor, MI, Germany"],"affiliations":[{"raw_affiliation_string":"Department of EECS, The University of Michigan, 2260 Hayward Ave., 48109-2121, Ann Arbor, MI, Germany","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110108098"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.05996473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7924382090568542},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7175378799438477},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.64714515209198},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.5819835066795349},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4897935390472412},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4214964807033539},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.42008188366889954},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3891245722770691},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3273431658744812},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32369402050971985},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21660742163658142},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1787112057209015},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1579301655292511}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7924382090568542},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7175378799438477},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.64714515209198},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.5819835066795349},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4897935390472412},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4214964807033539},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.42008188366889954},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3891245722770691},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3273431658744812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32369402050971985},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21660742163658142},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1787112057209015},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1579301655292511}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-0-387-68739-1_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-0-387-68739-1_5","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Series on Integrated Circuits and Systems","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.75.2163","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.2163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~imarkov/pubs/book/ispdbk-capo.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.4399999976158142,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1525696892","https://openalex.org/W1963951527","https://openalex.org/W1972047514","https://openalex.org/W1973505932","https://openalex.org/W1982992099","https://openalex.org/W1989931041","https://openalex.org/W2003764518","https://openalex.org/W2007480409","https://openalex.org/W2009085265","https://openalex.org/W2022749924","https://openalex.org/W2024392966","https://openalex.org/W2041433119","https://openalex.org/W2066881224","https://openalex.org/W2068510192","https://openalex.org/W2075265327","https://openalex.org/W2078144752","https://openalex.org/W2095117703","https://openalex.org/W2097405447","https://openalex.org/W2102502584","https://openalex.org/W2106468809","https://openalex.org/W2114772983","https://openalex.org/W2114871550","https://openalex.org/W2115762048","https://openalex.org/W2115970675","https://openalex.org/W2120970098","https://openalex.org/W2123223015","https://openalex.org/W2124139916","https://openalex.org/W2126058624","https://openalex.org/W2132915653","https://openalex.org/W2133367791","https://openalex.org/W2142356348","https://openalex.org/W2156954556","https://openalex.org/W2160408075","https://openalex.org/W2162877164","https://openalex.org/W2163632212","https://openalex.org/W2163932442","https://openalex.org/W2165112989","https://openalex.org/W2167841124","https://openalex.org/W2167851545","https://openalex.org/W2172061077","https://openalex.org/W2173896496","https://openalex.org/W2178255440","https://openalex.org/W4245781162"],"related_works":["https://openalex.org/W2350308400","https://openalex.org/W2030503305","https://openalex.org/W2283105999","https://openalex.org/W2169510384","https://openalex.org/W2543084892","https://openalex.org/W4386859294","https://openalex.org/W2077246255","https://openalex.org/W2543290882","https://openalex.org/W2163932442","https://openalex.org/W1513389318"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}