{"id":"https://openalex.org/W168768601","doi":"https://doi.org/10.1007/978-0-387-68739-1_2","title":"Locality and Utilization in Placement Suboptimality","display_name":"Locality and Utilization in Placement Suboptimality","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W168768601","doi":"https://doi.org/10.1007/978-0-387-68739-1_2","mag":"168768601"},"language":"en","primary_location":{"id":"doi:10.1007/978-0-387-68739-1_2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-0-387-68739-1_2","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Series on Integrated Circuits and Systems","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017593732","display_name":"Michalis Romesis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michalis Romesis","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033811130","display_name":"Joseph R. Shinnerl","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Joseph R. Shinnerl","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109268181","display_name":"Kenton Sze","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kenton Sze","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5101611201","display_name":"Min Xie","orcid":"https://orcid.org/0000-0002-4385-0465"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Min Xie","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8527,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.89334179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8214417695999146},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.742718517780304},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.69646155834198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5074712634086609},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33468714356422424},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17761966586112976},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15660089254379272}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8214417695999146},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.742718517780304},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.69646155834198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5074712634086609},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33468714356422424},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17761966586112976},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15660089254379272},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-0-387-68739-1_2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-0-387-68739-1_2","pdf_url":null,"source":{"id":"https://openalex.org/S4210229257","display_name":"Integrated circuits and systems","issn_l":"1558-9412","issn":["1558-9412","1558-9420"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Series on Integrated Circuits and Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1525696892","https://openalex.org/W1971436411","https://openalex.org/W1973505932","https://openalex.org/W1996746141","https://openalex.org/W2012443593","https://openalex.org/W2032145219","https://openalex.org/W2080409033","https://openalex.org/W2085001969","https://openalex.org/W2097683038","https://openalex.org/W2100002116","https://openalex.org/W2111359499","https://openalex.org/W2118182815","https://openalex.org/W2125327458","https://openalex.org/W2139752413","https://openalex.org/W2147345706","https://openalex.org/W2155853824","https://openalex.org/W2158578385","https://openalex.org/W2160521563","https://openalex.org/W2161510137","https://openalex.org/W2163632212","https://openalex.org/W2164007237","https://openalex.org/W2168320622","https://openalex.org/W2169862988","https://openalex.org/W2175238470","https://openalex.org/W2179962864","https://openalex.org/W4231171283","https://openalex.org/W4248136059","https://openalex.org/W4251103229"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W1555349535","https://openalex.org/W1556451512","https://openalex.org/W4283025278","https://openalex.org/W2390279801","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}