{"id":"https://openalex.org/W1527595893","doi":"https://doi.org/10.1007/3-540-63465-7_229","title":"Technology mapping of LUT based FPGAs for delay optimisation","display_name":"Technology mapping of LUT based FPGAs for delay optimisation","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W1527595893","doi":"https://doi.org/10.1007/3-540-63465-7_229","mag":"1527595893"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-63465-7_229","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-63465-7_229","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111439294","display_name":"Xiaochun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Xiaochun Lin","raw_affiliation_strings":["Dept. of Electrical & Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110277751","display_name":"Erik L. Dagless","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Erik Dagless","raw_affiliation_strings":["Dept. of Electrical & Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068261713","display_name":"Aiguo Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Aiguo Lu","raw_affiliation_strings":["Institute of Electronic Design Automation, Technical University of Munich, D-80290, Munich, Germany","Inst. of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electronic Design Automation, Technical University of Munich, D-80290, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Inst. of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111439294"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17464789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"245","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.819085955619812},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7633635401725769},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6920677423477173},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5737131834030151},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5607589483261108},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5192189812660217},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5008687973022461},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.45918697118759155},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3809581995010376},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29823601245880127},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.19298171997070312},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12042483687400818},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07309755682945251}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.819085955619812},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7633635401725769},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6920677423477173},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5737131834030151},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5607589483261108},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5192189812660217},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5008687973022461},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.45918697118759155},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3809581995010376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29823601245880127},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.19298171997070312},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12042483687400818},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07309755682945251},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-63465-7_229","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-63465-7_229","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/48ccff2b-e247-4506-80fd-85b21d80b11f","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/48ccff2b-e247-4506-80fd-85b21d80b11f","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lin, X, Dagless, EL & Lu, A 1997, Technology mapping of LUT based FPGAs for delay optimisation. in Unknown. pp. 245 - 254.","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1500238730","https://openalex.org/W1511688816","https://openalex.org/W1551597857","https://openalex.org/W2021513464","https://openalex.org/W2026761397","https://openalex.org/W2053477566","https://openalex.org/W2072740520","https://openalex.org/W2080393125","https://openalex.org/W2099788146","https://openalex.org/W2104232897","https://openalex.org/W2105715355","https://openalex.org/W2108539060","https://openalex.org/W2116677904","https://openalex.org/W2146136491","https://openalex.org/W2153905649","https://openalex.org/W2156366819","https://openalex.org/W2159070575","https://openalex.org/W4230721931","https://openalex.org/W4242059762"],"related_works":["https://openalex.org/W2083814951","https://openalex.org/W2109582459","https://openalex.org/W2022899369","https://openalex.org/W173521803","https://openalex.org/W802928688","https://openalex.org/W2044822819","https://openalex.org/W2116778055","https://openalex.org/W2167554282","https://openalex.org/W2124777811","https://openalex.org/W2111462685"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}