{"id":"https://openalex.org/W1531481226","doi":"https://doi.org/10.1007/3-540-61730-2_4","title":"FACT: Co-evaluation environment for FPGA architecture and CAD system","display_name":"FACT: Co-evaluation environment for FPGA architecture and CAD system","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W1531481226","doi":"https://doi.org/10.1007/3-540-61730-2_4","mag":"1531481226"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-61730-2_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-61730-2_4","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024255929","display_name":"Toshiaki Miyazaki","orcid":"https://orcid.org/0000-0002-7657-2924"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Toshiaki Miyazaki","raw_affiliation_strings":["NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062755437","display_name":"Akihiro Tsutsui","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]},{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akihiro Tsutsui","raw_affiliation_strings":["NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan","NTT Optical Network Systems Laboratories, Japan"],"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT Optical Network Systems Laboratories, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074027917","display_name":"Kenji Ishii","orcid":"https://orcid.org/0000-0002-2928-0072"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]},{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Ishii","raw_affiliation_strings":["NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan","NTT Optical Network Systems Laboratories, Japan"],"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT Optical Network Systems Laboratories, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110482095","display_name":"Naohisa Ohta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]},{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naohisa Ohta","raw_affiliation_strings":["NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan","NTT Optical Network Systems Laboratories, Japan"],"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, A1-329S 3-1 Morinosato, Wakamiya, 243-01, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT Optical Network Systems Laboratories, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024255929"],"corresponding_institution_ids":["https://openalex.org/I4210105847"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":3.9417,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.92954457,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"34","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8758038282394409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8186937570571899},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.7170352935791016},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6180945038795471},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5768339037895203},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5720619559288025},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.571409285068512},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4994790554046631},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4570160210132599},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.1266317069530487},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08284473419189453},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07830986380577087}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8758038282394409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8186937570571899},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.7170352935791016},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6180945038795471},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5768339037895203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5720619559288025},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.571409285068512},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4994790554046631},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4570160210132599},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.1266317069530487},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08284473419189453},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07830986380577087},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-61730-2_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-61730-2_4","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1597088765","https://openalex.org/W2142612171","https://openalex.org/W2142623358","https://openalex.org/W2144848513","https://openalex.org/W2157431560","https://openalex.org/W2540418342","https://openalex.org/W4233280513","https://openalex.org/W4254449752"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}