{"id":"https://openalex.org/W2113729567","doi":"https://doi.org/10.1007/3-540-61730-2_31","title":"Architectural synthesis techniques for dynamically reconfigurable logic","display_name":"Architectural synthesis techniques for dynamically reconfigurable logic","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2113729567","doi":"https://doi.org/10.1007/3-540-61730-2_31","mag":"2113729567"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-61730-2_31","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-61730-2_31","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075098623","display_name":"Milan Vasilko","orcid":null},"institutions":[{"id":"https://openalex.org/I9300472","display_name":"Bournemouth University","ror":"https://ror.org/05wwcw481","country_code":"GB","type":"education","lineage":["https://openalex.org/I9300472"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Milan Vasilko","raw_affiliation_strings":["Microelectronic Systems Research Group Department of Electronics, Bournemouth University, Talbot Campus, Fern Barrow, BH12 5BB, Poole, Dorset, UK","Bournemouth Univ"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Research Group Department of Electronics, Bournemouth University, Talbot Campus, Fern Barrow, BH12 5BB, Poole, Dorset, UK","institution_ids":["https://openalex.org/I9300472"]},{"raw_affiliation_string":"Bournemouth Univ","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089694445","display_name":"Djamel Ait-Boudaoud","orcid":null},"institutions":[{"id":"https://openalex.org/I9300472","display_name":"Bournemouth University","ror":"https://ror.org/05wwcw481","country_code":"GB","type":"education","lineage":["https://openalex.org/I9300472"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Djamel Ait-Boudaoud","raw_affiliation_strings":["Microelectronic Systems Research Group Department of Electronics, Bournemouth University, Talbot Campus, Fern Barrow, BH12 5BB, Poole, Dorset, UK","Bournemouth Univ"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Research Group Department of Electronics, Bournemouth University, Talbot Campus, Fern Barrow, BH12 5BB, Poole, Dorset, UK","institution_ids":["https://openalex.org/I9300472"]},{"raw_affiliation_string":"Bournemouth Univ","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5075098623"],"corresponding_institution_ids":["https://openalex.org/I9300472"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":4.9886,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.95884146,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"290","last_page":"296"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7928773760795593},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5561827421188354},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5465620756149292},{"id":"https://openalex.org/keywords/architectural-design","display_name":"Architectural design","score":0.47670620679855347},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.47474318742752075},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4736529588699341},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46524274349212646},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3962515890598297},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3449033498764038},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32564452290534973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2953265905380249},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25765669345855713},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.22388240694999695},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09682729840278625},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.08264845609664917}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7928773760795593},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5561827421188354},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5465620756149292},{"id":"https://openalex.org/C2984241579","wikidata":"https://www.wikidata.org/wiki/Q323611","display_name":"Architectural design","level":3,"score":0.47670620679855347},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.47474318742752075},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4736529588699341},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46524274349212646},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3962515890598297},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3449033498764038},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32564452290534973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2953265905380249},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25765669345855713},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.22388240694999695},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09682729840278625},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.08264845609664917},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-61730-2_31","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-61730-2_31","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1584356919","https://openalex.org/W2109352587","https://openalex.org/W2128736314","https://openalex.org/W2149449941","https://openalex.org/W6634700816"],"related_works":["https://openalex.org/W3022794856","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W1973862904","https://openalex.org/W181593118","https://openalex.org/W1966826470","https://openalex.org/W2077870657","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}