{"id":"https://openalex.org/W1516187697","doi":"https://doi.org/10.1007/3-540-61730-2_11","title":"CAPpartx: Computer aided prototyping partitioning for Xilinx FPGAs, a hierarchical partitioning tool for rapid prototyping","display_name":"CAPpartx: Computer aided prototyping partitioning for Xilinx FPGAs, a hierarchical partitioning tool for rapid prototyping","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W1516187697","doi":"https://doi.org/10.1007/3-540-61730-2_11","mag":"1516187697"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-61730-2_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-61730-2_11","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055062045","display_name":"U. Ober","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ulrike Ober","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Karlstr. 15, D-64283, Darmstadt","Darmstadt Univ. of Technology#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Karlstr. 15, D-64283, Darmstadt","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Karlstr. 15, D-64283, Darmstadt","Darmstadt Univ. of Technology#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Karlstr. 15, D-64283, Darmstadt","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113547872","display_name":"H.-J. Herpel","orcid":null},"institutions":[{"id":"https://openalex.org/I1339191578","display_name":"Dornier Flugzeugwerke (Germany)","ror":"https://ror.org/01msdga41","country_code":"DE","type":"company","lineage":["https://openalex.org/I1339191578","https://openalex.org/I4210121748","https://openalex.org/I4210136903"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-J\u00fcrgen Herpel","raw_affiliation_strings":["Dornier Satellitensysteme GmbH, D-88039, Friedrichshafen","Dornier Satellitensysteme GmbH"],"affiliations":[{"raw_affiliation_string":"Dornier Satellitensysteme GmbH, D-88039, Friedrichshafen","institution_ids":["https://openalex.org/I1339191578"]},{"raw_affiliation_string":"Dornier Satellitensysteme GmbH","institution_ids":["https://openalex.org/I1339191578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055062045"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16154146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"106","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8303632140159607},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.7016943097114563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7003969550132751},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6929963231086731},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6501484513282776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.618667721748352},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6131688952445984},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.6055070161819458},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5818822979927063},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.47602301836013794},{"id":"https://openalex.org/keywords/mechatronics","display_name":"Mechatronics","score":0.4708622992038727},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.450065016746521},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.41419339179992676},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24535632133483887},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15660443902015686},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0812864601612091}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8303632140159607},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.7016943097114563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7003969550132751},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6929963231086731},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6501484513282776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.618667721748352},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6131688952445984},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.6055070161819458},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5818822979927063},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.47602301836013794},{"id":"https://openalex.org/C28704281","wikidata":"https://www.wikidata.org/wiki/Q180165","display_name":"Mechatronics","level":2,"score":0.4708622992038727},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.450065016746521},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.41419339179992676},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24535632133483887},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15660443902015686},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0812864601612091},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-61730-2_11","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-61730-2_11","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1540276843","https://openalex.org/W2011039300","https://openalex.org/W2039698161","https://openalex.org/W2052515590","https://openalex.org/W2060355765","https://openalex.org/W2069193082","https://openalex.org/W2095117703","https://openalex.org/W2110002672","https://openalex.org/W2125531986","https://openalex.org/W2141129382","https://openalex.org/W2145339442","https://openalex.org/W2153873308","https://openalex.org/W2161455936","https://openalex.org/W2168114038","https://openalex.org/W4236269389","https://openalex.org/W4241568759","https://openalex.org/W4243305727","https://openalex.org/W4254293127","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1972844830","https://openalex.org/W3209275736","https://openalex.org/W2133965417","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2997602288","https://openalex.org/W2905116260","https://openalex.org/W2382673458","https://openalex.org/W3162338610"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}