{"id":"https://openalex.org/W1595386948","doi":"https://doi.org/10.1007/3-540-60294-1_111","title":"Compiling regular arrays onto FPGAs","display_name":"Compiling regular arrays onto FPGAs","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W1595386948","doi":"https://doi.org/10.1007/3-540-60294-1_111","mag":"1595386948"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-60294-1_111","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-60294-1_111","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020472295","display_name":"William P. Marnane","orcid":"https://orcid.org/0000-0002-5039-1498"},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"W. P. Marnane","raw_affiliation_strings":["Department of Electrical Engineering and Microelectronics, University College Cork, Ireland","#N#        University College Cork"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Microelectronics, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"#N#        University College Cork","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032108109","display_name":"C. N. Jordan","orcid":null},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"C. N. Jordan","raw_affiliation_strings":["Department of Electrical Engineering and Microelectronics, University College Cork, Ireland","#N#        University College Cork"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Microelectronics, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"#N#        University College Cork","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014420603","display_name":"F. O\u2019Reilly","orcid":null},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"F. J. O'Reilly","raw_affiliation_strings":["Department of Electrical Engineering and Microelectronics, University College Cork, Ireland","#N#        University College Cork"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Microelectronics, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"#N#        University College Cork","institution_ids":["https://openalex.org/I27577105"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020472295"],"corresponding_institution_ids":["https://openalex.org/I27577105"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.7151,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83465819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"178","last_page":"187"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8660790920257568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7975575923919678},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.6460612416267395},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6162651181221008},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5494120717048645},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.528069257736206},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.44516700506210327},{"id":"https://openalex.org/keywords/prime","display_name":"Prime (order theory)","score":0.43728089332580566},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42859163880348206},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.41853606700897217},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41803067922592163},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3794742822647095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3443855345249176},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32521408796310425},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.28475508093833923},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20884311199188232},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15274497866630554},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.13735830783843994},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09025579690933228},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07685261964797974}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8660790920257568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7975575923919678},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6460612416267395},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6162651181221008},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5494120717048645},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.528069257736206},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.44516700506210327},{"id":"https://openalex.org/C184992742","wikidata":"https://www.wikidata.org/wiki/Q7243229","display_name":"Prime (order theory)","level":2,"score":0.43728089332580566},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42859163880348206},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.41853606700897217},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41803067922592163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3794742822647095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3443855345249176},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32521408796310425},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.28475508093833923},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20884311199188232},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15274497866630554},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.13735830783843994},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09025579690933228},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07685261964797974},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-60294-1_111","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-60294-1_111","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1578458555","https://openalex.org/W1595537116","https://openalex.org/W1731787423","https://openalex.org/W1841433029","https://openalex.org/W2047682070","https://openalex.org/W2075509753","https://openalex.org/W2147961666","https://openalex.org/W2751222560","https://openalex.org/W6635498126"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2085192548","https://openalex.org/W2764789987","https://openalex.org/W1972395546","https://openalex.org/W2038293309","https://openalex.org/W2376859467","https://openalex.org/W3163714531","https://openalex.org/W2154814801","https://openalex.org/W4309935840","https://openalex.org/W2052520871"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}