{"id":"https://openalex.org/W1556426376","doi":"https://doi.org/10.1007/3-540-59497-3_242","title":"Hardware-Oriented models for VLSI implementation of Self-Organizing Maps","display_name":"Hardware-Oriented models for VLSI implementation of Self-Organizing Maps","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W1556426376","doi":"https://doi.org/10.1007/3-540-59497-3_242","mag":"1556426376"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-59497-3_242","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-59497-3_242","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012213524","display_name":"B. Mart\u00edn-del-Br\u00edo","orcid":"https://orcid.org/0000-0002-3643-2847"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Bonifacio Mart\u00edn-del-Br\u00edo","raw_affiliation_strings":["Tecnolog\u00eda Electr\u00f3nica. EUITIZ, Universidad de Zaragoza, Zaragoza, Spain","Universidad de Zaragoza"],"affiliations":[{"raw_affiliation_string":"Tecnolog\u00eda Electr\u00f3nica. EUITIZ, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Universidad de Zaragoza","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081878206","display_name":"Javier Blasco-Alberto","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Blasco-Alberto","raw_affiliation_strings":["Dpto. de Ingenier\u00eda El\u00e9ctrica e Inform\u00e1tica, Universidad de Zaragoza, Zaragoza, Spain","Universidad de Zaragoza"],"affiliations":[{"raw_affiliation_string":"Dpto. de Ingenier\u00eda El\u00e9ctrica e Inform\u00e1tica, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Universidad de Zaragoza","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012213524"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.16106906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"712","last_page":"719"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8652219176292419},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8055964708328247},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7440195083618164},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6462975740432739},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.568383514881134},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5274897813796997},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.5077889561653137},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5029024481773376},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4431365430355072},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.43101951479911804},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36518317461013794},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33029860258102417},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32911017537117004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23682036995887756},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12932977080345154}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8652219176292419},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8055964708328247},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7440195083618164},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6462975740432739},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.568383514881134},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5274897813796997},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.5077889561653137},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5029024481773376},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4431365430355072},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.43101951479911804},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36518317461013794},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33029860258102417},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32911017537117004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23682036995887756},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12932977080345154},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-59497-3_242","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-59497-3_242","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1990517717","https://openalex.org/W2052459168","https://openalex.org/W2061749418","https://openalex.org/W2103856787","https://openalex.org/W2111193958","https://openalex.org/W2115217296","https://openalex.org/W2156524915","https://openalex.org/W2159570517","https://openalex.org/W2728634475","https://openalex.org/W2912983971","https://openalex.org/W3167379691"],"related_works":["https://openalex.org/W2393747601","https://openalex.org/W2796337470","https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2120385681","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2355622827"],"abstract_inverted_index":null,"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}