{"id":"https://openalex.org/W1584785678","doi":"https://doi.org/10.1007/3-540-58419-6_94","title":"Simulating static and dynamic faults in BIST structures with a FPGA based emulator","display_name":"Simulating static and dynamic faults in BIST structures with a FPGA based emulator","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W1584785678","doi":"https://doi.org/10.1007/3-540-58419-6_94","mag":"1584785678"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-58419-6_94","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_94","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020059234","display_name":"R.W. Wieler","orcid":null},"institutions":[{"id":"https://openalex.org/I46247651","display_name":"University of Manitoba","ror":"https://ror.org/02gfys938","country_code":"CA","type":"education","lineage":["https://openalex.org/I46247651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Richard W. Wieler","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University Of Manitoba, R3T-2N2, Wpg, MB, Canada","University of Manitoba"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University Of Manitoba, R3T-2N2, Wpg, MB, Canada","institution_ids":["https://openalex.org/I46247651"]},{"raw_affiliation_string":"University of Manitoba","institution_ids":["https://openalex.org/I46247651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004572038","display_name":"Zaifu Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I46247651","display_name":"University of Manitoba","ror":"https://ror.org/02gfys938","country_code":"CA","type":"education","lineage":["https://openalex.org/I46247651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zaifu Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University Of Manitoba, R3T-2N2, Wpg, MB, Canada","University of Manitoba"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University Of Manitoba, R3T-2N2, Wpg, MB, Canada","institution_ids":["https://openalex.org/I46247651"]},{"raw_affiliation_string":"University of Manitoba","institution_ids":["https://openalex.org/I46247651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002826945","display_name":"R.D. McLeod","orcid":"https://orcid.org/0000-0002-3671-5097"},"institutions":[{"id":"https://openalex.org/I46247651","display_name":"University of Manitoba","ror":"https://ror.org/02gfys938","country_code":"CA","type":"education","lineage":["https://openalex.org/I46247651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Robert D. McLeod","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University Of Manitoba, R3T-2N2, Wpg, MB, Canada","University of Manitoba"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University Of Manitoba, R3T-2N2, Wpg, MB, Canada","institution_ids":["https://openalex.org/I46247651"]},{"raw_affiliation_string":"University of Manitoba","institution_ids":["https://openalex.org/I46247651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020059234"],"corresponding_institution_ids":["https://openalex.org/I46247651"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.5757,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.65296804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"240","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8484407663345337},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8139453530311584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8103604316711426},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6865317821502686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5820883512496948},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5591374635696411},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5545222759246826},{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.46509137749671936},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4530309736728668},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.44998830556869507},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4176103174686432},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38643327355384827},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35448893904685974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.190151184797287},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17177405953407288},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08758246898651123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06499946117401123}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8484407663345337},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8139453530311584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8103604316711426},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6865317821502686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5820883512496948},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5591374635696411},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5545222759246826},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.46509137749671936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4530309736728668},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.44998830556869507},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4176103174686432},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38643327355384827},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35448893904685974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.190151184797287},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17177405953407288},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08758246898651123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06499946117401123},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-58419-6_94","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_94","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Climate action","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/13"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W196574200","https://openalex.org/W197391467","https://openalex.org/W1515082873","https://openalex.org/W1554885925","https://openalex.org/W2021756047","https://openalex.org/W2046817879","https://openalex.org/W2061946964","https://openalex.org/W2097890209","https://openalex.org/W2109678242","https://openalex.org/W2110464400","https://openalex.org/W2111151532","https://openalex.org/W2117838338","https://openalex.org/W2118480944","https://openalex.org/W2140824755","https://openalex.org/W2152279620","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016","https://openalex.org/W2129151116","https://openalex.org/W2110651346"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}