{"id":"https://openalex.org/W1499397473","doi":"https://doi.org/10.1007/3-540-58419-6_72","title":"A speed-up technique for synchronous circuits realized as LUT-based FPGAs","display_name":"A speed-up technique for synchronous circuits realized as LUT-based FPGAs","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W1499397473","doi":"https://doi.org/10.1007/3-540-58419-6_72","mag":"1499397473"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-58419-6_72","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_72","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024255929","display_name":"Toshiaki Miyazaki","orcid":"https://orcid.org/0000-0002-7657-2924"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Toshiaki Miyazaki","raw_affiliation_strings":["NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","NTT Transmission Systems Laboratories"],"affiliations":[{"raw_affiliation_string":"NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Transmission Systems Laboratories","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110273200","display_name":"Hiroshi Nakada","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Nakada","raw_affiliation_strings":["NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","NTT Transmission Systems Laboratories"],"affiliations":[{"raw_affiliation_string":"NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Transmission Systems Laboratories","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062755437","display_name":"Akihiro Tsutsui","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akihiro Tsutsui","raw_affiliation_strings":["NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","NTT Transmission Systems Laboratories"],"affiliations":[{"raw_affiliation_string":"NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Transmission Systems Laboratories","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110600424","display_name":"Kazuhisa Yamada","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuhisa Yamada","raw_affiliation_strings":["NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","NTT Transmission Systems Laboratories"],"affiliations":[{"raw_affiliation_string":"NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Transmission Systems Laboratories","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110482095","display_name":"Naohisa Ohta","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naohisa Ohta","raw_affiliation_strings":["NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","NTT Transmission Systems Laboratories"],"affiliations":[{"raw_affiliation_string":"NTT Transmission Systems Laboratories, Y-807C, 1-2356 Take, Yokosuka-shi, 238-03, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Transmission Systems Laboratories","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024255929"],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.5757,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62404871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.890317976474762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8402087688446045},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8171472549438477},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7781131267547607},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5581724643707275},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.54142826795578},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5217160582542419},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5173132419586182},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4923757314682007},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41753190755844116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3489999771118164},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3446437418460846},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3279259502887726},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22251349687576294},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10652917623519897},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09424412250518799},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07896575331687927},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06770339608192444}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.890317976474762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8402087688446045},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8171472549438477},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7781131267547607},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5581724643707275},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.54142826795578},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5217160582542419},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5173132419586182},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4923757314682007},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41753190755844116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3489999771118164},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3446437418460846},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3279259502887726},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22251349687576294},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10652917623519897},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09424412250518799},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07896575331687927},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06770339608192444},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-58419-6_72","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_72","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W12081373","https://openalex.org/W1597088765","https://openalex.org/W1997361416","https://openalex.org/W2022030254","https://openalex.org/W2100596926","https://openalex.org/W2131713326","https://openalex.org/W2137806747","https://openalex.org/W2146706946","https://openalex.org/W2163996522","https://openalex.org/W2165921360","https://openalex.org/W2167328871","https://openalex.org/W2168114038","https://openalex.org/W3143422391","https://openalex.org/W3149311759"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}